

Rev C1, Page 1/66


FEATURES

- Integrated Hall sensors for two-track scanning
- Hall sensors optimized for 1.50 mm pole width (master track)
- Signal conditioning for offset, amplitude, and phase
- Sine/digital real-time conversion with 12-bit resolution (14-bit filtered)
- ♦ 2-track nonius absolute value calculation up to 18 bits
- ♦ 16, 32, or 64 pole pairs per measurement distance
- Enlargement of measurement distance with second iC-MU150
- Synchronization of external multiturn systems
- Configuration from an external EEPROM using a multimaster I2C interface
- Microcontroller-compatible serial interface (SPI, BiSS, SSI)
- Incremental quadrature signals with an index (ABZ)
- ♦ FlexCount[®]: scalable resolution from 1 up to 65536 CPR
- Commutation signals for motors from 1 up to 16 pole pairs (UVW)


APPLICATIONS

- Rotative absolute encoders
- Linear absolute scales
- Singleturn and multiturn encoders
- Motor feedback encoders
- BLDC motor commutation
- Hollow shaft encoder
- Multi-axis measurement systems

PACKAGES



5 mm x 5 mm x 0.9 mm 7 mm x 7 mm x 0.9 mm RoHS compliant RoHS compliant





DESCRIPTION

iC-MU150 is used for magnetic off-axis position definition with integrated Hall sensors. By scanning two separate channels i.e. the master and nonius track the device can log an absolute position within one mechanical revolution. The chip conditions the sensor signals and compensates for typical signal errors.

The internal 12-bit sine/digital converters generate two position words that supply high-precision position data within one sine-period. The integrated nonius calculation engine calculates the absolute position within one mechanical revolution and synchronizes this with the master track position word. Position data can be transmitted serially, incrementally, or analog through two ports in various modes of operation. Commutation signals for brushless DC (BLDC) motors with up to 16 pole pairs are derived from the absolute position and supplied through a 3-pin interface.

During startup the device loads a CRC-protected configuration from an external EEPROM.

After the device has been reset an optional external multiturn is read in an synchronized with the internal position data. During operation the position is cyclically checked.

The device offered here is a multifunctional iC that contains integrated BiSS C interface components. The BiSS C process is protected by patent DE 10310622 B4 owned by iC-Haus GmbH. Users benefit from the open BiSS C protocol with a free license which is necessary when using the BiSS C protocol in conjunction with this iC.

Download the license at www.biss-interface.com/bua



PACKAGING INFORMATION PIN CONFIGURATION DFN16-5x5	5
(topview)	5
PIN CONFIGURATION QFN48-7x7 (topview)	5
PACKAGE DIMENSIONS DFN16-5x5	6
PACKAGE DIMENSIONS QFN48-7x7	7
ABSOLUTE MAXIMUM RATINGS	8
THERMAL DATA	8
ELECTRICAL CHARACTERISTICS	9
OPERATING REQUIREMENTS	11
Multiturn Interface	11
I/O Interface	12
PRINCIPLE OF MEASUREMENT	14
Rotative measuring system	14
Linear measuring system	14
CONFIGURATION PARAMETERS	15
REGISTER ASSIGNMENTS (EEPROM)	17
Register assignment (EEPROM)	17
Special BiSS registers	19
SIGNAL CONDITIONING FOR MASTER AND NONIUS CHANNELS: x = M,N	20
Bias current source	20
Gain settings	20
Offset compensation	21
Phase adjustment	21
ANALOG SIGNAL CONDITIONING FLOW: x = M,N	22
1. Conditioning the BIAS current	22
2. Positioning of the sensor	22
3.a Test modes analog master and analog nonius	22
3.b Test mode CNV_x	22
4. Track offset SPON	23
EEPROM AND I2C INTERFACE	24
Basic interface features	24
EEPROM device requirements	24
CRC checksums	24

C Haus

Rev C1, Page 3/66

STARTUP BEHAVIOR	26
CONFIGURABLE I/O INTERFACE	28
Setting the interfaces	28
Serial interface:	
Configuring the data format and data	
length	29
BiSS C interface	31
SSI interface	32
SPI interface: general description	34
SPI interface: Command ACTIVATE	34
SPI interface: Command SDAD transmission	35
SPI interface: Command SDAD status	36
SPI interface: Command Read REGISTER	~ ~
	36
SPI interface: Command Write REGISTER (single)	37
SPI interface: Command REGISTER	51
status/data	37
CONVERTER AND NONIUS CALCULATION	39
Converter principle	39
Synchronization mode	39
	42
Configuration of the Multiturn interface	42
Construction of a Multiturn system with two	74
iC-MU150	43
MT Interface Daisy Chain	45
INCREMENTAL OUTPUT ABZ,	
STEP/DIRECTION AND CW/CCW	46
UVW COMMUTATION SIGNALS	49
REGISTER ACCESS THROUGH SERIAL INTERFACE (SPI AND BISS)	50
Register mapping Configuration, Bank 0: Addresses 0x00-0x3F	50
Register mapping static part: Addresses 0x40-0xBF	52
Address sections/Register protection level	54
Overview Register access: memory mapping,	51
Register protection levels	55
STATUS REGISTER AND ERROR MONITORING	56
Status register	56
Error and warning bit configuration	56



Rev C1, Page 4/66

COMMAND REGISTER	58	F
Description of implemented commands	58	
Configurable NPRES Pin	61	DES
POSITION OFFSET VALUES AND PRESET FUNCTION	62	REV


Preset function	62
DESIGN REVIEW: Notes On Chip Functions	64
REVISION HISTORY	65



Rev C1, Page 5/66

PACKAGING INFORMATION

PIN CONFIGURATION DFN16-5x5 (topview)




PIN FUNCTIONS No. Name Function

- 1 SCL EEPROM interface, clock
- 2 SDA EEPROM interface, data
- 3 VPA +4.5 V...+5.5 V analog supply voltage
- 4 VNA¹⁾ Analog Ground
- 5 PB0 Port B, Pin 0: Digital I/O, analog output
- 6 PB1 Port B, Pin 1: Digital I/O, analog output
- 7 PB2 Port B, Pin 2: Digital I/O, analog output
- 8 PB3 Port B, Pin 3: Digital I/O, analog output
- 9 PA3 Port A, Pin 3: Digital I/O
- 10 PA2 Port A, Pin 2: Digital I/O
- 11 PA1 Port A, Pin 1: Digital I/O 12 PA0 Port A, Pin 0: Digital I/O
- 12 PAU POILA, PIILU. Digita
- 13 VND¹⁾ Digital ground
- 14 VPD +4.5 V...+5.5 V digital supply voltage
- 15 MTD Multiturn interface, data input
- 16 MTC Multiturn interface, clock output BP²⁾ Backside Pad

IC top marking: <P-CODE> = product code, <A-CODE> = assembly code (subject to changes), <D-CODE> = date code (subject to changes); 1) Analog (VNA) and digital grounds (VND) have to be connected low ohmic on the PCB.

- 2) The backside pad on the underside of the package should be appropriately connected to VNA/VND for better heat dissipation (ground plane).
- 3) Only the Pin 1 mark on the front or reverse is determinative for package orientation (<P-CODE>, <A-CODE>, <D-CODE> are subject to change).

PIN CONFIGURATION QFN48-7x7 (topview)



PIN FUNCTIONS

3 4 5 6 7 8 9 10 11-26 27 28 29 30 31 32 33	PA3 PA2 PA1 PA0 VND ¹⁾ VPD MTD	not connected EEPROM interface, clock EEPROM interface, data +4.5 V+5.5 V analog supply voltage Analog Ground Port B, Pin 0: Digital I/O, analog output Port B, Pin 1: Digital I/O, analog output Port B, Pin 2: Digital I/O, analog output Port B, Pin 3: Digital I/O, analog output not connected Port A, Pin 3: Digital I/O Port A, Pin 2: Digital I/O Port A, Pin 1: Digital I/O Port A, Pin 1: Digital I/O Port A, Pin 0: Digital I/O Digital ground +4.5 V+5.5 V digital supply voltage Multiturn interface, data input
34 35-48	MTC n.c. BP ²⁾	Multiturn interface, clock output not connected Backside Pad

IC top marking: <P-CODE> = product code, <A-CODE> = assembly code (subject to changes), <D-CODE> = date code (subject to changes);

1) Analog (VNA) and digital grounds (VND) have to be connected low ohmic on the PCB.


2) The backside pad on the underside of the package should be appropriately connected to VNA/VND for better heat dissipation (ground plane).

3) Only the Pin 1 mark on the front or reverse is determinative for package orientation (<P-CODE>, <A-CODE>, <D-CODE> are subject to change).



Rev C1, Page 6/66

PACKAGE DIMENSIONS DFN16-5x5




All dimensions given in mm. Tolerances of form and position according to JEDEC M0–229. Positional tolerance of sensor pattern: ±0.10mm / ±1° (with respect to center of backside pad).

drb_dfn16-5x5-2_mu_1_pack_1, 10:1



Rev C1, Page 7/66

PACKAGE DIMENSIONS QFN48-7x7



All dimensions given in mm. Tolerances of form and position according to JEDEC MO-220. Positional tolerance of sensor pattern: ±0.10mm / ±1° (with respect to center of backside pad). drb_qfn48-7x7-2_mu_y2_pack_1, 8:1



Rev C1, Page 8/66

ABSOLUTE MAXIMUM RATINGS

Maximum ratings do not constitute permissible operating conditions; functionality is not guaranteed. Exceeding the maximum ratings can damage the device

Item	Symbol	Parameter	Conditions			Unit
No.				Min.	Max.	
G001	V()	Voltage at VPA, VPD		-0.3	6	V
G002	I()	Current in VPA		-10	20	mA
G003	I()	Current in VPD		-10	100	mA
G004	V()	Voltage at all pins except VPD		-0.3	VPD+0.3	V
G005	I()	Current in all I/O pins	DC current Pulse width < 10 µs	-10 -100	10 100	mA mA
G006	Vd()	ESD Susceptibility at all pins	HBM, 100 pF discharged through $1.5 k\Omega$		2	kV
G007	Ptot	Permissible Power Dissipation			400	mW
G008	Tj	Chip-Temperature		-40	150	°C
G009	Ts	Storage Temperature Range		-40	150	°C

THERMAL DATA

Operating conditions: VPA = VPD = $5 V \pm 10\%$

Item	Symbol Parameter Conditions	Parameter				ditions			Unit
No.				Min.	Тур.	Max.			
T01	Та	Operating Ambient Temperature Range	DFN16-5x5 QFN48-7x7	-40 -40		110 115	2° 2°		
T02	Rthja	Thermal Resistance Chip to Ambient DFN16	Surface mounted, Thermal-Pad soldered to approx. 2 cm ² copper area on the PCB		40		K/W		
T03	Rthja	Thermal Resistance Chip to Ambient QFN48	QFN48-7x7 soldered to PCB according to JEDEC 51		30		K/W		



Rev C1, Page 9/66

ELECTRICAL CHARACTERISTICS

Operating conditions: VPD = VPA = 5 V \pm 10%, Tj = -40...125°C, IBP calibrated to 200 μ A, reference is VNA = VND, unless otherwise stated

ltem No.	Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
Total I	Device	I	1	0		1	
101	V(VPA, VPD)	Permissible Supply Voltage	VPA = VPD	4.5	5	5.5	V
103	I(VPA)	Analog Supply Current in VPA		8	13	16	mA
104	I(VPD)	Digital Supply Current in VPD		20	40	65	mA
105	Vc()hi	Clamp Voltage hi at all pins	Vc()hi = V() - V(VPD), I() = +1 mA	0.3		1.6	V
106	Vc()lo	Clamp Voltage lo at all pins	l() = -1 mA	-1.6		-0.3	V
107	ton()	Power-Up Time	VPD > 4 V, EEPROM Data valid after first I^2C read in		20		ms
108	ΔV/Δt	Power-Up Slew Rate at VPA = VPD	V() = 3.0 V $ ightarrow$ 4.5 V	50			V/s
109	CVPA, CVPD	Required Backup Capacitors at VPA, VPD	placed near by pin, recommended low ESR		100		nF
Hall S	ensors						
201	Hext	Operating Magnetic Field Strength	at surface of chip	15		100	kA/m
202	f()	Operating Magnetic Field Fre- quency				7	kHz
203	rpm	Permissible rotation of pole wheel with FRQ_CNV=lo	16 pole pairs 32 pole pairs 64 pole pairs (note: for incremental part see table 84)			24000 12000 6000	rpm rpm rpm
204	vmax	Permissible movement speed				20	m/s
205	hpac	Sensor-to-Package-Surface Distance			400		μm
Assen	nbly Tolera	nces	^				
301	TOLrad	Permissible Radial Displacement				0.5	mm
302	TOLtan	Permissible Tangential Displace- ment				0.5	mm
303	WOBrad	Permissible Excentricity of Code Disc	MPC = 0x4 MPC = 0x5, 0x6			0.06 0.1	mm mm
Bias C	urrent Sou	rce, Reference Voltage, Power O	n Reset, Clock Oscillator				
401	Vbg	Bandgap Voltage	TEST = 0x1F	1.18	1.24	1.36	V
402	Vref	Reference Voltage	TEST = 0x1F	45	50	55	%VPA
403	IBM	Reference Current	CIBM = 0x0 CIBM = 0xF IBM calibrated	-370 -220	-200	-100 -180	μΑ μΑ μΑ
404	VPDon	Turn-on Threshold VPD (power on release)	increasing voltage at V(VPD)	3.65	3.9	4.3	V
405	VPDoff	Turn-off Threshold VPD (power down reset)	decreasing voltage at V(VPD)	3	3.5	3.8	V
406	VPDhys	Hysteresis	VPDhys = VPDon - VPDoff	0.3			V
407	fosc	Clock Frequency	TEST=0x26, fosc = 64*f(HCLK), IBM aligned	22	26	32	MHz
408	tchk	Max. Time For Internal Cyclic Checks	NCHK_NON = 0x0, CHK_MT = 0x1, NCHK_CRC = 0x0, MODE_MT = 0xF (18 bit), SBL_MT = 0x3 (4 bit), ESSI_MT = 0x1 (Error bit)			6	ms
Signa	Conditioni	ng Master and Nonius Track (x =	M, N)				
501	GC	Adjustable Gain Range	GC_x = 0x0 GC_x = 0x1 GC_x = 0x2 GC_x = 0x3		4.4 7.7 12.4 20.6		
502	GF	Adjustable Fine Gain Range	GF_x = 0x00 GF_x = 0x20 GF_x = 0x3F		1 4.4 19		



Rev C1, Page 10/66

ELECTRICAL CHARACTERISTICS

Operating conditions: VPD = VPA = 5 V \pm 10%, Tj = -40...125°C, IBP calibrated to 200 μ A, reference is VNA = VND, unless otherwise stated

tem No.	Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
503	GX	Adjustable Gain(SIN)/Gain(COS)	GX_x = 0x00		0		%
			GX_x = 0x3F GX_x = 0x7F	9	10 -9	-8.5	% %
504	VOS	Adjustable Offset Calibration	VOS_x= 0x3F	60	70	-0.5	mV
504	1000		VOS_x= 0x3F VOS_x= 0x7F	00	-70	-60	mV
505	PHM	Adjustable Phase Calibration	PH_M = 0x3F	8	10		0 0
		Master Track	PH_M = 0x7F PH_M = 0xBF	15.5	-10 18	-8	0
			$PH_M = 0xFF$	15.5	-18	-15.5	•
506	PHN	Adjustable Phase Calibration	PH_N = 0x3F	11.25	13		0
		Nonius Track	PH_N = 0x7F	0.0	-13	-11.25	0
			$PH_N = 0xBF$ $PH_N = 0xFF$	20.5	23 -23	-20.5	0
507	Vampl	Signal Level Controller	chip internally, Vampl =	3.2	4	4.8	Vp
	, and		Vpp(PSINx)+Vpp(NSINx), ENAC = 1	0.2			
508	Vae()lo	Signal Monitoring Threshold lo	Vae()lo = Vpp(PSINx)+Vpp(NSINx)	1.2		2.8	Vpp
509	Vae()hi	Signal Monitoring Threshold hi	Vae()hi = Vpp(PSINx)+VPP(NSINx)	5		6.3	Vpp
Sine-1	To-Digital Co	onversion					
601	Aabs	Absolute Angular Accuracy	ideal input signals, reference to 12 Bit of sine period			2	LSE
602	Arel	Relative Angular Accuracy	FILT = 0x2			2	LSE
			FILT = 0x7			1/4	LSI
			ideal input signals, reference to 12 Bit of sine period, f = 1 KHz				
Noniu	s Calculatio	on					
701	Pnon	Permissible Track deviation	16 periods, MPC = 0x4			10	DE
		Master vs. Nonius	32 periods, MPC = 0x5 64 periods, MPC = 0x6			5 2.5	DE
			referenced to 360° of Master sine period			2.5	
Digita	l Output Po	rt PA13, MTC, SCL, SDA	· ·	Ш	I		1
801	Vs()hi	Saturation Voltage hi Pins PA13	,Vs()hi = V(VPD) - V(), I() = -4 mA			0.4	V
802	Vs()lo	Saturation Voltage lo	I() = 4 mA versus VND			0.4	V
803	lsc()hi	Short-Circuit Current hi Pins PA13, MTC	V() = V(VND), 25 °C	-90	-50		mA
804	lsc()lo	Short-Circuit Current lo	V() = V(VPD), 25 °C	-	50	90	mA
805	tr()	Rise Time	CL = 50 pF			60	ns
806	tf()	Fall Time	CL = 50 pF			60	ns
807	llk(PA3)	Leakage Current at PA3	MODEA=0, PA0 = hi	-5		5	μA
808	fclk(SCL)	Frequency at SCL	normal mode		80		kHz
			during start-up		70		kHz
Digita		PA02, MTD, SCL, SDA					
901	Vt()hi	Threshold Voltage hi				2	V
902	Vt()lo	Threshold Voltage lo		0.8			V
903	Vt()hys	Hysteresis	Vt()hys = Vt()hi - Vt()lo	150			m∨
904	lpu()	Pull-Up Current Pins PA02, MTD	V() = 0 V V(VPD)-1 V	-60	-30	-6	μA
905	lpu()	Pull-Up Current Pins SCL, SDA	V() = 0 V V(VPD)-1 V	-800	-300	-80	μA
906	f()	Permissible Input Frequency				10	MH
Analo	g/Digital Ou	itput Port PB02		~			•
A01	l()buf	Analog Driver Current		-1		1	mA
A02	fg()ana	Analog Bandwidth			100		kH:
A03	lsc()hi,ana	Analog Short-Circuit Current hi	V() = V(VND)			-1.5	mA
A04	lsc()lo,ana	Analog Short-Circuit Current lo	V() = V(VPD)	1.5			mA
A05	Rout(),ana	Output Resistor, Analog Mode	I() = 1 mA			500	Ω



Rev C1, Page 11/66


ELECTRICAL CHARACTERISTICS


Operating conditions: VPD = VPA = 5 V \pm 10%, Tj = -40...125°C, IBP calibrated to 200 μ A, reference is VNA = VND, unless otherwise stated

Item	Symbol	Parameter	Conditions				Unit
No.				Min.	Тур.	Max.	
A06	Vs()hi,dig	Digital Saturation Voltage hi	Vs() = V(VPD) - V(), I() = -4 mA			0.5	V
A07	Vs()lo,dig	Digital Saturation Voltage lo	I() = 4 mA			0.5	V
A08	lsc()hi,dig	Short-Circuit Current hi	V() = V(VPD)	-60	-35		mA
A09	lsc()lo,dig	Short-Circuit Current lo	V() = V(VND)		45	70	mA
A10	tr()	Rise Time	CL = 50 pF			50	ns
A11	tf()	Fall Time	CL = 50 pF			50	ns
A12	llk()	Leakage Current	MODEB = 0x7	-5		5	μA
Analo	g/Digital Ou	tput Port PB3	,				
B01	l()buf	Analog Driver Current		-1		1	mA
B02	fg()ana	Analog Bandwidth			100		kHz
B03	lsc()hi,ana	Analog Short-Circuit Current hi	V() = V(VND)			-1.5	mA
B04	lsc()lo,ana	Analog Short-Circuit Current lo	V()=V(VPD)	1.5			mA
B05	Rout(),ana	Output Resistor, Analog Mode	I() = 1 mA			500	Ω
B06	Vs()lo,dig	Digital Saturation Voltage lo	I() = 4 mA			0.5	V
B07	lsc()lo,dig	Short-Circuit Current lo	V() = V(VND)		45	70	mA
B08	tr()	Rise Time	CL = 50 pF			50	ns
B09	tf()	Fall Time	CL = 50 pF			50	ns
B10	Ipu(PB3)	Pull-Up Current	V() = 0 VV(VPD) - 1 V, MODEB = 0x00x3	-60	-30	-6	μA
B11	llk()	Leakage Current	MODEB = 0x7	-5		5	μA

OPERATING REQUIREMENTS: Multiturn Interface

ltem	Symbol Parameter Conditions					Unit	
No.				м	lin.	Max.	
Multiturn Interface (Figure 1)							
1001	t _{MTC}	Clock Period			6.4		μs
1002	t _s MD	Setup Time: Data valid before MTC hi→lo		5	50		ns
1003	t _h MD	Hold Time: Data stable after MTC hi \rightarrow lo		5	50		ns
1004	t _{tos}	Timeout			2	0	μs
1005	t _{cycle}	Cycle Time	CHK_MT=1		1	5	ms









Rev C1, Page 12/66

OPERATING REQUIREMENTS: I/O Interface


ltem	Symbol	Parameter	Conditions			Unit
No.				Min.	Max.	
	terface (Fig					
I101	T _{SCK}	Permissible Clock Period	see Elec. Char. No.: 906	1/	'f()	ns
1102	t _{NCS}	Setup Time: NCS lo before SCK hi \rightarrow lo		50		ns
1103	tp1	Propagation Delay: MISO hi after NCS lo \rightarrow hi		3	0	ns
I104	t _{IS}	Setup Time: MOSI stable before SCK lo \rightarrow hi		30		ns
1105	t _{SI}	Hold Time: MOSI stable after SCK lo \rightarrow hi		30		ns
1106	tp2	Propagation Delay: MISO stable after SCK hi \rightarrow lo		30		ns
1107	t _{cc}	Wait Time: between NCS lo \rightarrow hi and NCS hi \rightarrow lo		500		ns
BiSS-I	nterface (F	igure 3, Figure 4)				
1108	t _{out}	Slave Timeout	NTOA = 0, adaptive, typ. t _{init}	1.5*t _{MAS}	1.5*t _{MAS} + 8/f _{osc}	ns
			NTOA = 1, fixed	16000	24000	ns
1109	t _{MAS}	Permissible Clock Period	NTOA = 0, adaptive, typ. t _{init} NTOA = 1, fixed	200 100		ns ns
1110	t _{MASh}	Clock Signal Hi Level Duration	NTOA = 0, adaptive, typ. t _{init} NTOA = 1, fixed	100 50	t _{out} t _{out}	ns ns
1111	t _{MASI}	Clock Signal Lo Level Duration	NTOA = 0, adaptive, typ. t _{init} NTOA = 1, fixed	100 50		ns ns
SSI-In	terface (Fig	gure 5), (Figure 6]				
1112	t _{out}	Timeout	NTOA = 1 NTOA = 0, adaptive, (not recommended)	16000 1.5*t _{MAS}	24000 1.5*t _{MAS} + 8/f _{osc} +	ns ns
I113	t _{MAS}	Permissible Clock Period		250		ns
I114	t _{MASh}	Clock Signal Hi Level Duration		125	t _{out}	ns
I115	t _{MASI}	Clock Signal Lo Level Duration		125		ns







Rev C1, Page 13/66






Figure 5: Timing SSI interface (NTOA = 1)




Figure 6: Timeout SSI interface adaptive



Rev C1, Page 14/66

PRINCIPLE OF MEASUREMENT

An absolute position measuring system consists of a magnetized code carrier and an iC-MU150 which integrates Hall sensors for signal scanning, signal conditioning, and interpolation in one single device. iC-MU150 can be used in rotative and linear measurement systems.



Figure 7: Rotative position measurement system



Figure 8: Linear position measurement system

Rotative measuring system

The magnetic code carrier consists of two magnetic encoder tracks. The outer track comprises an even number of alternately magnetized poles and is used for high-precision position definition. This is thus called the master track. The second inside track has one pole pair less than the outer track and is thus referred to as the nonius track. This track is used to calculate an absolute position within one revolution of the pole disc. To this end, the difference in angle between the two tracks is calculated.

Number of pole pairs		16	32	64
Master track diameter	[mm]	15.28	30.56	61.11
Chip center to axis center	[mm]	5.84	13.48	28.76
Nonius track diameter	[mm]	8.08	23.36	53.92
Master track pole width	[mm]	1.50	1.50	1.50
Nonius track pole width	[mm]	0.85	1.18	1.34

Table 6: Pole disc dimensions in mm for rotative systems




Figure 9: Definition of system measurements

The Hall sensors of iC-MU150 span one pole pair of the code carrier. The pole width of the master track is defined by the distance of the Hall sensors and is 1.50 mm. The position of the sensors on the upper chip edge has been optimized for 32 pole pairs. Accordingly, the Hall sensors generate a periodic sine and cosine signal with a cycle length of 3.00 mm. The scan diameter can be computed from the number of pole pairs. The diameter of the pole disc although depends on other mechanical requirements and should be approx. 3 mm greater than the scan diameter. A specific diameter for the master and nonius tracks is derived depending on the number of configured pole pairs.

The distance between the hall sensors of the nonius track and the master track is stipulated as being 3.6 mm by the evaluation device. The scan diameters of the nonius track can be seen in Table 6.

Linear measuring system

With a linear nonius system the pole width of the master track is also 1.50 mm. The pole width of the nonius track is defined by the number of pole pairs with

 $p_{nonius} = 1.50 \, mm * rac{number of poles_{master}}{number of poles_{nonius}}$

Number of pole pairs	16	32	64
Master track pole width [mm]	1.50	1.50	1.50
Nonius track pole width [mm]	1.600	1.548	1.524

Table 7: Linear scales, pole widths in mm



CONFIGURATION PARAMETERS

Analog parameters (valid for all channels) Bias current settings (p. 20) CIBM: ENAC: Amplitude control unit activation (p. 21) Signal conditioning GC M: Master gain range selection (p. 20) GF M: Master gain (p. 20) GX_M: Master cosine signal gain adjustment (p. 20) VOSS M: Master sine offset adjustment (p. 21) VOSC M: Master cosine offset adjustment (p. 21) PH_M: Master phase adjustment (p. 21) Master phase adjustment range (p. 21) PHR_M: GC_N: Nonius gain range selection (p. 20) GF N: Nonius gain (p. 20) GX_N: Nonius cosine signal gain adjustment (p. 20) VOSS N: Nonius sine offset adjustment (p. 21) VOSC N: Nonius cosine offset adjustment (p. 21) PH N: Nonius phase adjustment (p. 21) PHR N: Nonius phase adjustment range (p. 21) **Digital parameters** TEST: Adjustment modes/iC-Haus test modes (p. 22) CRC16: EEPROM configuration data checksum (p. 24) EEPROM offset and preset data CRC8: checksum (p. 25) NCHK_CRC: Cyclic check of CRC16 and CRC8 (p. 25) BANKSEL: Serial Access: Bank register (p. 50) RPL: Register Access Control (p. 54) RPL RESET: Serial Access: Register for reset register access restriction (p. 54) EVENT_COUNT: Serial Access: Event counter (p. 59) HARD REV: serial address: revision code (p. 53) Configurable I/O interface MODEA: I/O port A configuration (p. 28) MODEB: I/O port B configuration (p. 28) NTOA: Adaptive Timeout (p.31) Configurable commands to pin PA0 A PA0 CONF: (p. 61) ROT ALL: Code direction (p. 30) OUT_MSB: Output shift register configuration: MSB used bits (p. 30) Output shift register configuration: LSB OUT_LSB: used bits (p. 30) OUT_ZERO: Output shift register configuration: number of zeros inserted after the used bits and before an error/warning (p. 30) MODE ST: Data output (p. 29) GSSI: Gray/binary data format (p. 33) RSSI: Ring operation (p. 33)

. . .

Multiturn in	terface
MODE_MT:	Multiturn mode (p. 42)
SBL_MT:	Multiturn synchronization bit length (p. 42)
CHK_MT:	Cyclic check of the multiturn value (p. 43)
GET MT:	MT interface daisy chain (S. 45)
ROT_MT:	Code direction external multiturn (p. 43)
ESSI_MT:	Error Bit external multiturn (p. 43)
SPO_MT:	Offset external multiturn (p. 43)
Converter a	nd nonius calculation
FILT:	Digital filter settings (p. 39)
MPC:	Master period count (p. 39)
LIN:	Linear scanning (p. 40)
SPO_x:	Offset of nonius to master
-	(x=BASE,0-14) (p. 40)
NCHK_NON:	Cyclic check of the nonius value (low
	active) (p. 41)
Incremental	output ABZ, STEP/DIR and CW/CCW
RESABZ:	Incremental interface resolution
	ABZ,STEP-DIR,CW/CCW (p. 46)
LENZ:	Index pulse length (p. 47)
INV_A:	A/STEP/CW signal inversion (p. 47)
INV_B:	B/DIR/CCW signal inversion (p. 47)
INV_Z:	Z/NCLR signal inversion (p. 47)
SS_AB:	System AB step size (p. 48)
FRQAB:	AB output frequency (p. 48)
CHYS_AB:	Converter hysteresis (p. 48)
ENIF_AUTO:	Incremental interface enable (p. 48)
UVW comm	utation signals
PPUVW:	Number of commutation signal pole
	pairs (p. 49)
PP60UVW:	Commutation signal phase position
	(p. 49)
OFF_UVW:	Commutation signal start angle (p. 49)
OFF_COM:	serial address: absolute position offset
	for UVW calculation engine changed by $ranging (S = 40)$
	nonius (S. 49)
	mand registers and error monitoring
CMD_MU:	serial address: command register (p. 58)
STATUS0:	serial address: status register 0 (p. 56)
STATUS1:	serial address: status register 1 (p. 56)
CFGEW:	Error and warning bit configuration
	(p. 57)
EMTD:	Minimum error message duration (p. 57)
ACC_STAT:	Output configuration status register (S. 56)
ACRM RES:	
AURIVI_RES	amplitude errors (p. 41)



Rev C1, Page 16/66

BiSS-ID/Profile-ID

BiSS-ID/Prot	file-ID	ROT_POS:	Code direction for ABZ calculation
DEV_ID:	Device ID (p. 19)		engine and serial absolute
MFG_ID:	Manufacturer ID (p. 19)	OFE AB7.	interface(p. 30) Offset Absolute position offset for ABZ
EDSBANK:	EDSBANK (p. 19)		calculation engine (p. 62)
PROFILE_ID:	Profile ID (p. 19)	OFF_POS:	serial address: absolute position offset
SERIAL:	Serial number (p. 19)		for ABZ calculation engine changed by nonius/multiturn (p. 62)
D	•		

Preset function

PRES_POS: Preset position for ABZ section (p. 62)



Rev C1, Page 17/66

REGISTER ASSIGNMENTS (EEPROM)




Figure 10: Scope of register mapping EEPROM

Register assignment (EEPROM)

OVERV	RVIEW							
Addr	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
Signal C	onditioning							
0x00	GC_I	M(1:0)			GF_N	1(5:0)		
0x01					GX_M(6:0)			
0x02			VOSS_M(6:0)					
0x03			VOSC_M(6:0)					
0x04	PHR_M		PH_M(6:0)					
0x05	ENAC						A(3:0)	
0x06	GC_I	N(1:0)			GF_N	l(5:0)		
0x07		GX_N(6:0)						
0x08			VOSS_N(6:0)					
0x09		VOSC_N(6:0)						
0x0A	PHR_N				PH_N(6:0)			
Digital F	Parameters							
0x0B			MODEB(2:0)		NTOA		MODEA(2:0)	
0x0C				CFGE	W(7:0)			
0x0D	ACC_STAT	NCHK_CRC	NCHK_NON	ACRM_RES			EMTD(2:0)	
0x0E	ESSI_I	MT(1:0)	ROT_MT	LIN			FILT(2:0)	
0x0F		SPO_N	. ,				C(3:0)	
0x10	GET_MT	CHK_MT		ИТ(1:0)			_MT(3:0)	
0x11	0	UT_ZERO(2	,		0	UT_MSB(4:	,	
0x12	GSSI	RSSI	MODE_	_ST(1:0)	OUT_LSB(3:0)			
0x13					BZ(7:0)			
0x14		1	1		BZ(15:8)			
0x15	ROT_ALL			.B(1:0)	ENIF_AUTO		FRQAB(2:0)	
0x16		Z(1:0)	CHYS_	AB(1:0)	PP60UVW	INV_A	INV_B	INV_Z
0x17	RPL	.(1:0)			PPUV	W(5:0)		
TEST	1							
0x18				TES	Г(7:0)			
TRACK-	OFFSET							
0x19			0(3:0)		SPO_BASE(3:0)			
0x1A		SPO_	2(3:0)			SPO_	_1(3:0)	



Rev C1, Page 18/66

OVERV	EW							
Addr	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x1B		SPO_	4(3:0)	I.	SPO_3(3:0)			
0x1C		SPO_	6(3:0)		SPO_5(3:0)			
0x1D		SPO_					_7(3:0)	
0x1E		SPO_					_9(3:0)	
0x1F		SPO_					11(3:0)	
0x20		SPO_	4(3:0)			SPO_	13(3:0)	
CRC16								
0x21		CRC16(15:8)						
0x22				CRC ²	16(7:0)			
OFFSET	PRESET							
0x23		OFF_A	BZ(3:0)					ROT_POS
0x24					BZ(11:4)		-	
0x25					3Z(19:12)			
0x26					3Z(27:20)			
0x27	—			3Z(35:28)				
0x28	OFF_UVW(3:0)							
0x29				OFF_U	√W(11:4)	1	1	
0x2A		PRES_POS(3:0)						
0x2B		PRES_POS(11:4)						
0x2C					OS(19:12)			
0x2D				_	OS(27:20)			
0x2E				PRES_P	OS(35:28)			
CRC8								
0x2F				CRC	8(7:0)			
PA0_CO	NF							
0x30				PA0_C0	ONF(7:0)			
BiSS Pro	ofile and Seri	al number						
0x31					(7:0) = 0x01			
0x32	PROFILE_ID(7:0)							
0x33					E_ID(15:8)			
0x34					AL(7:0)			
0x35		SERIAL(15:8)						
0x36	SERIAL(23:16)							
0x37				SERIA	L(31:24)			
	dentification							
0x38	DEV_ID(7:0)							
0x39	DEV_ID(15:8)							
0x3A	DEV_ID(23:16) DEV_ID(31:24)							
0x3B					· /			
0x3C					D(39:32) D(47:40)			
0x3D					. ,			
0x3E					ID(7:0) D(15:8)			
0x3F	Pegister as	signment for	ential access)		
Notes:	ivegister as	gister assignment for serial access through SPI/BiSS s.p. 50						



Rev C1, Page 19/66

Special BiSS registers

For further information on parameters, see BiSS Interface Protocol Description (C Mode) www.ichaus.de/product/iC-MU150.

DEV_ID(7:0)	Addr. 0x38; bit 7:0
	Addr. SER:0x78; bit 7:0
DEV_ID(15:8)	Addr. 0x39; bit 7:0
	Addr. SER:0x79; bit 7:0
DEV_ID(23:16	6) Addr. 0x3A; bit 7:0
	Addr. SER:0x7A; bit 7:0
DEV_ID(31:24	4) Addr. 0x3B; bit 7:0
	Addr. SER:0x7B; bit 7:0
DEV_ID(39:32	2) Addr. 0x3C; bit 7:0
	Addr. SER:0x7C; bit 7:0
DEV_ID(47:40	0) Addr. 0x3D; bit 7:0
	Addr. SER:0x7D; bit 7:0
Code	Description
0x000000000000	
	DEV_ID
0xFFFFFFFFFFFF	

Table 9: Device ID

MFG_ID(7:0)	Addr. 0x3E; bit 7:0	
	Addr. SER:0x7E; bit 7:0	
MFG_ID(15:8) Addr. 0x3F; bit 7:0	
	Addr. SER:0x7F; bit 7:0	
Code	Description	
0x0000		
	MFG_ID	
0xFFFF		

Table 10: BiSS Manufacturer ID

EDSBANK(7:	o) Addr. 0x31; bit 7:0	
EDSBANK(7:	0) Addr. SER:0x41; bit 7:0	
Code	Description	
0x00	no EDS	
0x01		
	EDSBANK pointer to first EDS bank	
0xFE		
0xFF	no EDS	
Note:	recommended value 0x02, in this case an additional sensor like iC-PVL can use BANK 1 for configuration	

Table 11: EDSBANK: Start of EDS-part

PROFILE_ID(7:0)		Addr. 0x32; bit 7:0	
		Addr. SER:0x42; bit 7:0	
PROFILE_ID(15:8)		Addr. 0x33; bit 7:0	
		Addr. SER:0x43; bit 7:0	
Code	Desci	Description	
0x0000			
PROFIL		FILE_ID	
0xFFFF			

Table 12: Profile ID

SERIAL(7:0) Addr. 0x34; bit 7:0 Addr. SER:0x44; bit 7:0 SERIAL(15:8) Addr. 0x35; bit 7:0 Addr. SER:0x45; bit 7:0 Addr. SER:0x46; bit 7:0 SERIAL(23:16) Addr. 0x36; bit 7:0 SERIAL(31:24) Addr. 0x37; bit 7:0 Code Description 0x00000000 Extended			
SERIAL(15:8) Addr. 0x35; bit 7:0 Addr. SER:0x45; bit 7:0 SERIAL(23:16) Addr. 0x36; bit 7:0 Addr. SER:0x46; bit 7:0 Addr. SER:0x46; bit 7:0 Addr. 0x37; bit 7:0 Addr. SER:0x47; bit 7:0 Code Description	SERIAL(7:0)	Addr. 0x34; bit 7:0	
Addr. SER:0x45; bit 7:0 SERIAL(23:16) Addr. 0x36; bit 7:0 Addr. SER:0x46; bit 7:0 Addr. 0x37; bit 7:0 Addr. SER:0x47; bit 7:0 Code Description		Addr. SER:0x44; bit 7:0	
SERIAL(23:16) Addr. 0x36; bit 7:0 Addr. SER:0x46; bit 7:0 SERIAL(31:24) Addr. 0x37; bit 7:0 Addr. SER:0x47; bit 7:0 Code Description	SERIAL(15:8)	Addr. 0x35; bit 7:0	
Addr. SER:0x46; bit 7:0 SERIAL(31:24) Addr. 0x37; bit 7:0 Addr. SER:0x47; bit 7:0 Code Description		Addr. SER:0x45; bit 7:0	
SERIAL(31:24) Addr. 0x37; bit 7:0 Addr. SER:0x47; bit 7:0 Code Description	SERIAL(23:16	6) Addr. 0x36; bit 7:0	
Addr. SER:0x47; bit 7:0 Code Description		Addr. SER:0x46; bit 7:0	
Code Description	SERIAL(31:24	4) Addr. 0x37; bit 7:0	
		Addr. SER:0x47; bit 7:0	
0x0000000	Code	Description	
	0x00000000		
SERIAL		SERIAL	
0xFFFFFFF	0xFFFFFFFF		

Table 13: Serial number



Rev C1, Page 20/66

SIGNAL CONDITIONING FOR MASTER AND NONIUS CHANNELS: x = M,N

Bias current source


The calibration of the bias current source in test mode TEST=0x1F is prerequisite for adherence to the given electrical characteristics and also instrumental in the determination of the chip timing (e.g. SCL clock freguency). For the calibration the current out of pin PB2 into VNA must be measured, and register bits CIBM changed until the current is calibrated to 200 µA.

U U		
CIBM(3:0)	Addr. 0x05; bit 3:0	
Code	Description	
0x0	-40 %	
0x8	0%	
0x9	+5 %	
0xF	+35%	

Table 14: Calibrating the bias current

GF_M(5:0)	Addr. 0x00; bit 5:0
GF_N(5:0)	Addr. 0x06; bit 5:0
Code	Fine gain
0x00	1.000
0x01	1.048
	$exp(\frac{ln(20)}{64} \cdot GF_x)$
0x3F	19.08







Gain settings

iC-MU150 has signal conditioning features that can compensate for signal and adjustment errors. The Hall signals are amplified in two stages. The gain of both amplification stages is automatically controlled when the bit ENAC is set to '1'. The register bits GC_x and GF_x have no effect. In the case of a deactivated automatic gain control (ENAC='0') the gain must be set manually. First, the approximate field strength range must be selected in which the Hall sensor is to be operated. The first amplifier stage can be programmed in the following ranges:

GC_M(1:0)	Addr. 0x00; bit 7:6
GC_N(1:0)	Addr. 0x06; bit 7:6
Code	Coarse gain
0x0	4.4
0x1	7.8
0x2	12.4
0x3	20.7

Table 15: Selection of the Hall signal amplification range

The second amplifier stage can be varied within a wide range.



Register GX_x enables the sensitivity of the sine channel in relation to the cosine channel to be corrected. The amplitude of the cosine channel is adapted to the amplitude of the sine channel. The cosine amplitude can be corrected within a range of approx. ±10 %.

GX_M(6:0)	Addr. 0x01; bit 6:0
GX_N(6:0)	Addr. 0x07; bit 6:0
Code	Description
0x00	1.000
0x01	1.0015
	$exp(\frac{ln(20)}{2048} \cdot GX_x)$
0x3F	1.0965
0x40	0.9106
	$exp(-\frac{ln(20)}{2048} \cdot (128 - GX_x))$
0x7F	0.9985

Table 17: Cosine gain adjustment

The integrated amplitude control unit can be activated using bit ENAC. In this case the differential signal amplitude is regulated to 2 Vpp; the values of GF x have no effect here.



Rev C1, Page 21/66

ENAC	Addr. 0x05; bit 7	
Code	Description	
0	Amplitude control not active (constant)	
1	Amplitude control active $(sin^2 + cos^2)$	

Table 18: Amplitude control unit activation

The current gain set by the amplitude control unit can be read with the parameters ACGAIN_M and ACGAIN_N for the gain range, AFGAIN_M and AFGAIN_N for the gain factor (ref. Table 19 and 20). AFGAIN_M and AFGAIN_N shows coarse steps of the gain factor, but the amplitude control unit uses a finer resolution to control the gain factor.

ACGAIN_M(1	:0)	Addr. SER:0x2B;	bit 4:3	R
ACGAIN_N(1	:0)	Addr. SER:0x2F;	bit 4:3	R
Code	Gain r	ange		
0x0	4.4			
0x1	7.8			
0x2	12.4			
0x3	20.7			

Table 19: Current gain range of amplitude control unit

AFGAIN_M(2	:0) Addr. SER:0x2B; bit 2:0	R
AFGAIN_N(2	0) Addr. SER:0x2F; bit 2:0	R
Code	Description	
0x0	1.00	
0x1	1.45	
	$exp(\frac{ln(20)}{8} \cdot AFGAIN_x)$	
0x7	13.75	

Table 20: Current gain factor of amplitude control unit

After startup the gain is increased until the set amplitude is obtained. If the input amplitude is altered by the distance between the magnet and sensor being varied, or if there is a change in the supply voltage or temperature, the gain is automatically adjusted. The conversion of the sine signals into high-resolution quadrature signals thus always takes place at optimum amplitude.




Figure 12: Definition of peak-peak amplitude

Offset compensation

If there is an offset in the sine or cosine signal, possibly caused by a magnet not being precisely adjusted, for instance, this can be corrected by registers VOSS_x and VOSC_x. The output voltage can be shifted in each case by $\pm 63 \text{ mV}$ in order to compensate for the offset.

VOSS_M(6:	0) Addr. 0x02; bit 6:0	
VOSS_N(6:	0) Addr. 0x08; bit 6:0	
VOSC_M(6:	0) Addr. 0x03; bit 6:0	
VOSC_N(6:	0) Addr. 0x09; bit 6:0	
Code	Description	
0x00	0 mV	
0x01	1 mV	
0x3F	63 mV	
0x40	0 mV	
0x41	-1 mV	
0x7F	-63 mV	

Phase adjustment

The phase between sine and cosine is adjusted by PHR_x and PH_x (6:0). The compensation range for the master track is with range selector PHR_M = 0 approx. $\pm 8^{\circ}$ and in extended phase adjustment range PHR_M=1 $\pm 16^{\circ}$. The compensation range for the nonius track is approx. $\pm 12^{\circ}$ (PHR_N=0) and $\pm 20^{\circ}$ (PHR N=1), respectively.

PHR_M	Addr. 0x04; bit 7	
PH_M(6:0)	Addr. 0x04; bit 6:0	
PH_M(6:0)	PHR_M=0	PHR_M=1
0x00	0°	0°
	+8° * PH_M/63	+16° * PH_M/63
0x3F	+8°	+16°
0x40	0°	0°
	-8° * (PH_M-64)/63	-16° * (PH_M-64)/63
0x7F	-8°	-16°

Table 22: Master track phase adjustment

PHR_N	Addr. 0x0A; bit 7		
PH_N(6:0)	Addr. 0x0A; bit 6:0		
PH_N(6:0)	PHR_N=0	PHR_N=1	
0x00	0°	0°	
	+12° * PH_N/63	+20° * PH_N/63	
0x3F	+12°	+20°	
0x40	0°	0°	
	-12° * (PH_N-64)/63	-20° * (PH_N-64)/63	
0x7F	-12°	-20°	





ANALOG SIGNAL CONDITIONING FLOW: x = M,N

For the purpose of signal conditioning iC-MU150 has several settings that make internal reference values and the amplified Hall voltages of the individual sensors accessible at the outer pins of PORT B for measurement. This allows the settings of the amplifier (GC_x, GF_x), the amplitude ratio of cosine to sine signal (GX_x), and the offset (VOSS_x, VOSC_x) and phase (PH_x) of the master (x = M) and nonius tracks (x = N) to be directly observed on the oscilloscope.

Note:

For an easy installation and setup, the analog and the track offset SPON correction should be done by using the automatic calibration functions of the GUI software (or DLL) available for iC-MU150. All necessary steps are described in the iC-MU application note AN3 which can be used also for iC-MU150: http://www.ichaus.de/MU_AN3_appnote_en

Test mode can be programmed using register TEST (address 0x18). The individual test modes are listed in Table 24 and 25.

Note:

MODEB must be set to 0x0 before selecting a test mode. In test mode 0x1F (Analog REF) I2C communication is disabled.

rest mode output signals					
Mode	TEST	Pin PB0	Pin PB1	Pin PB2	Pin MTC
Normal	0x00				
Analog REF	0x1F	VREF	VBG	IBM	-
Digital CLK	0x26	-	-	-	CLK

Table 24: Test modes for signal conditioning

1. Conditioning the BIAS current

First of all, the internal bias is set. The BIAS current is adjustable in the range of -40 % to +35% to compensate variations of this current and thus differences in characteristics between different iC-MU150 (e.g. due to manufacturing variations). The nominal value of 200 μ A is measured as a short-circuit current at pin PB2 referenced to VNA in test mode 0x1F.

Additionally various internal reference voltages are available for measuring in this test mode. VREF corresponds to half the supply voltage (typically 2.5 V) and is used as a reference voltage for the hall sensor signals. VBG is the internal bandgap reference (1.25 V)

Alternatively the frequency at Pin MTC can be adjusted to $405 \text{ kHz} \left(\frac{fosc}{64}$, see elec. char. no.: 407) using register

value CIBM in test mode 0x26, if an analog measuring of the current is not possible.

Test mode output signals

lest mode output signals					
Mode	TEST	Pin PB0	Pin PB1	Pin PB2	Pin PB3
Normal	0x00				
Analog Master	0x01	PSM	NSM	PCM	NCM
Analog CNV_M	0x03	PSIN_M	NSIN_M	PCOS_M	NCOS_M
Analog Nonius	0x11	PSN	NSN	PCN	NCN
Analog CNV_N	0x13	PSIN_N	NSIN_N	PCOS_N	NCOS_N

Table 25: Test modes and available output signals

The output signals of the signal path are available as differential signals with a mean voltage of half the supply voltage and can be selected for output according to Table 25.

2. Positioning of the sensor

Next, the sensor should be adjusted in relation to the magnetic code carrier. The value of MPC (Table 57) has to be selected according to the magnetic code carrier. The register values for VOSS_x, VOSC_x, GX_x and PH_x are set to 0. The chip position will now be displaced radially to the magnetic code carrier until the phase shift between the sine and cosine is 90°.

Depending on the mounting of the system it may be necessary to displace iC-MU150 tangentially to the magnetic code carrier to adjust the amplitude between the sine and cosine signals.

A fine adjustment of the analog signals is made with the registers described in the chapter SIGNAL CONDI-TIONING FOR MASTER AND NONIUS CHANNELS page 20.

The adjustment should be made in the order:

- 1. phase
- 2. amplitude
- 3. offset

3.a Test modes analog master and analog nonius

In these test modes the amplified, conditioned signals are presented to port B. These signals can be charged with a maximum of 1 mA and should not exceed a differential voltage of 0.5 Vpp.

3.b Test mode CNV_x

In this test mode the sensor signals are present at port B as they are internally for further processing on the interpolator. The achievable interpolation accuracy is



Rev C1, Page 23/66

determined by the quality of signals PSIN_x/NSIN_x and PCOS_x/NCOS_x and can be influenced in this test mode by adjustment of the gain, amplitude ratio, offset, and phase. The signals must be tapped at high impedance.

4. Track offset SPON

After the analog adjustment of the master and nonius track the absolute system must be electrically calibrated for maximum adjustment tolerance. See page 40 ff.



Rev C1, Page 24/66

EEPROM AND I2C INTERFACE




Figure 13: I²C slave addressing for writing a single byte to the EEPROM.

Basic interface features

I2C Master Performance			
Protocol	Standard I ² C		
Clock Rate (Output)	70/80 kHz max. (refer to Elec.Char. 808)		
Addressing	11 bit: 8 bit register address plus 3 bit block selection		
Multi-Master Capability	Yes		

Table 26: I²C interface performance

The multimaster-I2C interface enables read and write access to a serial EEPROM. The basic EEPROM requirments are summarized in Table 27.

CRC checksums

overwritten.

Be aware of potential conflicts:

The configuration data in the EEPROM in address range 0x00 to 0x20 and 0x30 to 0x3F is secured with a 16 bit CRC (CRC16). The start value for the CRC16 calculation is 1.

ATTENTION: EEPROMs which consider block selection bits as "don't care" should not be used. This can be the case with 8-pin devices, as well as with 5-pin devices not featuring A2, A1, A0 pins.

If a user tries to access memory beyond the 2 Kbit range, the iC-MU150 configuration data will be

If further I²C slave devices are operated on the same bus, higher device addresses may be occupied.

EEPROM device requirements

EEPROM Device Requirements			
Supply Voltage	2.5 V to 5.5 V (respectively according to VPA/VPD)		
Power-On Threshold	< 3.6 V (due to Elec.Char. 404)		
Addressing	11 bit address max.		
Device Address	0x50 ('1010 000' w/o R/W bit), 0xA0 ('1010 0000' with R/W=0)		
Page Buffer	Not required		
Size Min.	1 Kbit (128x8 bit), type 24C01, for configuration data		
Size Max.	16 Kbit (8x 256x8 bit), type 24C16 Size limited due to 11-bit slave addressing.		

Table 27: EEPROM Device Requirements

It is not relevant if the EEPROM's internal page buffer is 8 or 16 bytes. EEPROMs beyond 16 Kbit can not be used as those require a 2 byte address.

CRC16(7:0)	Addr. 0x22; bit 7:0		
CRC16(15:8	3) Addr. 0x21; bit 7:0		
CRC16(7:0)	*) Addr. SER: 0x80; bit 7:0		
CRC16(15:8	3)*) Addr. SER: 0x81; bit 7:0		
Code	Meaning		
	CRC formed with CRC polynomial 0x11021**)		
Notes:	*) Access only via SPI interface **) x ¹⁶ + x ¹² + x ⁵ + 1, start value 0x1		
	This is equivalent to CRC-CCITT/CRC-16		

Table 28: EEPROM data checksum

The offset and preset position for iC-MU150's preset sequence is not part of the configuration data area. The data is located in address range 0x23 to 0x2E of the EEPROM and is secured separately with a 8-bit CRC (CRC8). The start value for the CRC8 calculation is 1.



CRC8(7:0)	Addr. 0x2F; bit 7:0		
CRC8(7:0)*)	Addr. SER: 0x82; bit 7:0		
Code	Meaning		
	CRC formed with CRC polynomial 0x197**)		
Notes:	*) Access only via SPI interface **) $x^8 + x^7 + x^4 + x^2 + x^1 + 1$, start value 0x1		

Table 29: Offset/preset data checksum

NCHK_CRC	Addr. 0x0D; bit 6		
Code	Meaning		
0	cyclical CRC check of CRC16 and CRC8		
1	no cyclical CRC check		

Table 30: Cyclic CRC check

```
unsigned char ucDataStream = 0;
int iCRC_CRC8Poly = 0x97;
unsigned char ucCRC8;
int i = 0;
ucCRC8 = 1; // start value !!!
for (iReg = 35; iReg<47; iReg ++) {
    ucDataStream = ucGetValue(iReg);
    for (i=0; i<=7; i++) {
        if ((ucCRC8 & 0x80) != (ucDataStream & 0x80))
            ucCRC8 = (ucCRC8 << 1) ^ iCRC_CRC8Poly;
        else
            ucCRC8 = (ucCRC8 << 1);
        ucDataStream = ucDataStream << 1;
    }
}
```

Table 31: Example of CRC calculation routine using CRC8

iC-MU150 calculates CRC8 and CRC16 automatically when writing the configuration to the EEPROM. However, an example of a CRC calculation routine is given in Tab. 31. The serial interface allows to access the CRC8 and CRC16 values only in SPI mode. CRC16 and CRC8 are checked on startup. A cyclic check during operation can be configured with NCHK_CRC. With the command CRC_VER (s. Tab. 108) a CRC check can be explicitly requested. An error is reported by status bit CRC_ERR.



STARTUP BEHAVIOR

After switching on the power (power-on reset) iC-MU150 reads the configuration data out from the EEPROM. If an error occurs during the EEPROM data readout (a CRC error or communication fault with the EEPROM), the current read-in is aborted and restarted. Following a third faulty attempt the read-in process is terminated and the internal iC-MU150 configuration register initialized as in Tab. 33. The addresses are referenced to the register allocation for an register access through the serial interface s. p. 50.

Note: After the third faulty attempt to read-in the configuration data from the EEPROM the default value of MODEA is set to BiSS or SPI depending on the logic level at pin PA0 (PA0=0 \rightarrow BiSS, PA0=1 \rightarrow SPI).

Pin PA0	I/O Interface	Data length
0	BiSS	32 bits (24 bits + 2 bits E/W + 6 bits CRC)
1	SPI	24 bits

Table 32: Default interface depending on PA0

The amplitude control is started after the read-in of the EEPROM. To determine the absolute position a nonius calculation is started. An external multiturn is read-in if configured. If there is an error the multiturn read-in is repeated until no multiturn error occurs. The status bit MT_ERR is set in this case, register communication is possible. The ABZ/UVW-converter is only started if there was no CRC_ERR, EPR_ERR, MT_ERR or MT_CTR error during startup. The startup behaviour is described in Figure 14.

Bank	Addr. (serial access)	value	Meaning	
0	0x05	0x88	Amplitude control active (ENAC=1), CIBM = 0%	
0	0x0B	0x02	$\begin{array}{c} PA0=0 \rightarrow BiSS \text{ interface} \\ (MODEA=0x2), \\ ABZ \text{ Incremental} \\ (MODEB=0x0) \end{array}$	
0		0x00	$\begin{array}{l} PA0=1 \rightarrow SPI \text{ interface} \\ (MODEA=0x0), \\ ABZ \text{ Incremental} \\ (MODEB=0x0) \end{array}$	
0	0x0E	0x06	FILTER activated	
0	0x0F	0x05	32 pole pairs master track	
0	0x10	0x00	no Multiturn, Nonius check active	
0	0x11	0xA5	5 bit Nonius informatior 5 Zeros added	
0	0x12	0x00	output with max. resolution	
0	0x13	0xFF	resolution 16384 edges	
0	0x14	0x0F		
0	0x15	0x13	up to 12000 rpm (SS_AB=0x1), 266ns minimum edge distance	
0	0x16	0x10	90° Index, 0.175° Hysteresis	
0	0x17	0x02	1 pole pair commutation	
-	0x78	0x4D	\simeq M	
-	0x79	0x55	$\simeq U$	
-	0x7A	HARD_REV	s. Tab. 98	
-	0x7E	0x69	≃i	
-	0x7F	0x43	$\simeq C$	
Notes:	Register as	all other registers are preset with 0 Register assignment for register access through serial interface s. S. 50		

Table 33: Default configuration without the EEPROM



Rev C1, Page 27/66




Figure 14: Startup behavior



CONFIGURABLE I/O INTERFACE

Setting the interfaces

iC-MU150 has several configurable output modes which can be set using parameters MODEA and MODEB. The pins at port A are set with MODEA. The choice of a serial interface at port A has also effect on the output of error and warning bits in the serial protocol see Table 37.

Note:

With an empty EEPROM or after the third faulty attempt to read-in the configuration data from the EEP-ROM the default value of MODEA is set to BiSS or SPI depending on the logic level at pin PA0 (PA0=0 \rightarrow BiSS, PA0=1 \rightarrow SPI).

MODEA	(2:0)	Addr. 0x	0B; bit 2	:0	
Code	PA0	PA1	PA2	PA3	Function
0x0	NCS	SCLK	MOSI	MISO	SPI _{TRI}
0x1	NCS	SCLK	MOSI	MISO	SPI
0x2	NPRES	MA	SLI	SLO	BiSS
0x3	NPRES	A	В	Z	ABZ *)
0x4	NPRES	MA	SLI	SLO	SSI **)
0x5	NPRES	MA	SLI	SLO	SSI+ERRL
0x6 NPRES MA SLI SLO SSI+ERRH					
0x7	NPRES	MA	SLI	SLO	ExtSSI
Note: *) to save this configuration in the EEPROM see command SWITCH page 58 ff. **) MT sensor communication not possible (GET_MT = 0)					

Table 34: Port A configuration

The pins at port B are set with MODEB.

MODEB	MODEB(2:0) Addr. 0x0B; bit 6:4				
Code	PB0	PB1	PB2	PB3	Function
0x0	A	В	Z	NER*	ABZ
0x1	U	V	W	NER*	UVW
0x2	STEP	DIR	NCLR	NER*	Step/Direction
0x3	CW	CCW	NCLR	NER*	CW/CCW Incremental
0x4	NSN	PSN	PCN	NCN	SIN/COS Nonius
0x5	NSM	PSM	РСМ	NCM	SIN/COS Master
0x6	-	-	-	-	reserved
0x7	-	-	-	-	tristate
Note: *) Pin PB3 (signal NER) is an open-collector output					

Table 35: Port B configuration

Note:

It is not possible to select ABZ at port A and ABZ, Step/Direction or CW/CCW at port B simultaneously.

In operating modes ABZ, UVW, step/direction, and CW/CCW the position is output incrementally. In setting SIN/COS Master the master track analog signal is switched directly to the analog drivers. The signals of the nonius track are available on the drivers with setting SIN/COS Nonius.



Rev C1, Page 29/66

Serial interface:

Configuring the data format and data length




Figure 15: Determining the output data length

The structure of the output shift register is shown in Figure 15. The abbreviation MT stands for the multiturn data, MPC is short for the number of master periods in bit, ABZ for the data whose resolution is specified by the parameter RESABZ (Table 77), NON for the data of the nonius track and MAS for the data of the master track. The numbering of the user data starts at the LSB with zero. OUT_MSB and OUT_LSB determine which part of the user data is output by the output shift register.

MODE_ST selects the type of user data to be output through the output shift register.

MODE_ST(1:0) Addr. 0x12; bit 5:4
Code	Description
0x0	output absolute position
0x1	output position in user resolution*) (FlexCount®)
0x2	output raw-data of Master- and Nonius track**)
0x3	reserved
Note:	*) resolution defined by RESABZ (Table 77) **) MPC must be ≠ 12

Table 36: Selection of output data

The number of output bits is determined by parameters OUT_MSB, OUT_LSB, OUT_ZERO and the error/warning bits (see Figure 15 and Table 37):

data_length = 14 + OUT_MSB - OUT_LSB + OUT_ZERO + optional ERR/WRN (depending on MODEA)

There is an exception for the calculation of the output data length. If parameter MPC=12, OUT_LSB = 0 and OUT_MSB > 0x02 the number of output bits is given by:

data_length_2 = OUT_MSB + OUT_ZERO + ERR/WRN (depending on MODEA) - 2

MODEA(2:0) Addr. 0x0B; bit 2:0				
Function	Error		Warning	
	low active	high active	low active	high active
SPI	-	-	-	-
BiSS	\checkmark	-	\checkmark	-
SSI	-	-	-	-
SSI+ERRL	\checkmark	-	-	-
SSI+ERRH	-	\checkmark	-	-
ExtSSI	\checkmark	-	\checkmark	-

Table 37: MODEA: error/warning-bit within serial protocols

OUT_MSB configures the bit of the user data which is output as MSB at pin PA3.



Rev C1, Page 30/66

OUT_MSB(4:0) Addr. 0x11; bit 4:0
Code	Description
0x00	MSB = bit 13
0x01	MSB = bit 14
0x18	MSB = bit 37

Table 38: Selection of shift register MSB

OUT_LSB determines the LSB of the user data being output through the output shift register.

OUT_LSB(3	OUT_LSB(3:0) Addr. 0x12; bit 3:0		
Code	Condition	Description	
0x0	MPC = 12, OUT_MSB > 0x02	LSB = bit 16	
	MPC ≠ 12	LSB = bit 0	
0x1	-	LSB = bit 1	
0x2	-	LSB = bit 2	
0xD	-	LSB = bit 13	
0xE	$OUT_MSB > 0x00$	LSB = bit 14	
0xF	$OUT_MSB > 0x01$	LSB = bit 15	

Table 39: Selection of shift register LSB

With OUT_ZERO additional zeros to be inserted between the user data and the error/warning bit can be configured. Parameter OUT_ZERO can be used to achieve multiples of 8 bits when sensor data is output through the SPI interface.

OUT_ZERO	(2:0) Addr. 0x11; bit 7:5
Code	Description
0x0	no additional '0' bit
0x1	1 additional '0' bit
0x7	7 additional '0' bits

Table 40: Selection of additional ZEROs

The code direction of the position data can be inverted with the parameters ROT_ALL, ROT_POS and the commands ROT_POS and ROT_POS_E2P (see P.58). Parameter ROT_ALL affects the output of the position

data of the serial interface in MODE_ST = 0x0 and 0x1, the incremental outputs (ABZ) and the UVW-interface. Parameter ROT_POS is EXOR-gated with parameter ROT_ALL and affects only the output of the position data of the serial interface in MODE_ST = 0x0 and 0x1 and the incremental outputs (ABZ).




Figure 16: Effect of ROT_ALL and ROT_POS on position data code direction

ROT_ALL	Addr. 0x15; bit 7
Code	Description
0	no inversion of code direction
1	inversion of code direction
Notes:	no effect in MODE_ST = 2 (raw-data) for the data output of the serial interface
	ROT_POS can change the code direction in MODE_ST = 0x0 and 0x1, incremental outputs

Table 41: Inversion of code direction for the serial interface in MODE_ST = 0x0 and 0x1, incremental outputs and UVW-interface

ROT_POS	Addr. 0x23; bit 0	
ROT_POS	Addr. SER:0x1E;	bit 0
Code	ROT_ALL = 0	ROT_ALL = 1
0	no inversion of code direction	inversion of code direction
1	inversion of code direction	no inversion of code direction
Note:	no effect in MODE_ST = 2 output of the serial interfa	

Table 42: Resulting inversion of code direction for the serial interface in MODE_ST = 0x0 and 0x1, incremental outputs



Rev C1, Page 31/66

BiSS C interface




Figure 17: Example of BiSS line signals

MODEA	
Code	Description
0x2	BiSS-C

Table 43: MODEA: BiSS

The BiSS C interface serial bit stream is binary coded. The error and warning bit is low active. Transmission of sensor and register data is implemented. iC-MU150 needs no processing time, therefore t_{busy} is one master clock cycle. For further information regarding the BiSS-C-protocol visit www.biss-interface.com.

NTOA	Addr. 0x0B; bit 3	
Code	Description	Timeout *)
0	Adaptive	t _{init}
1	Fixed	20 µs
Note:	*) see I108, P. 12	

Table 44: Communication Timeout

A communication frame ends when the MA pin clock cycles stop. After the last edge on MA the communica-

tion timeout begins. With NTOA set to 0 the timeout is adaptive. The timeout period t_{out} is calculated based on the first MA edges as shown in Figure 4. By setting NTOA to 1 a fixed timeout of 20 µs terminates the communication frame.

In BiSS protocol iC-MU150 uses fixed CRC polynomials, see Table 45. The single cycle data (SCD), i.e. the primary data which is newly generated and completely transmitted in each cycle, contains the position data (optional multiturn + singleturn) and the error and warning bit. The CRC value is output inverted.

data- channel*)	CRC HEX Code	Polynomial
SCD (sensor)	0x43	x ⁶ +x ¹ +x ⁰
CDM, CDS (register)	0x13	x ⁴ +x ¹ +x ⁰
Note:	*) explanation s. BiSS-C s	specification

Table 45: BiSS CRC polynomials



Rev C1, Page 32/66

SSI interface





Figure 18: Example of SSI line signals (MODEA=0x5/0x6) with optional unidirectional register communication



Clock MA



MODEA	
Code	Description
0x4	Standard SSI, no error-bit
0x5	Standard SSI, error-bit low active
0x6	Standard SSI, error-bit high active
0x7	extended SSI, data-package like BiSS-C

Table 46: MODEA: SSI

In standard SSI mode singleturn data and, optionally, multiturn data, an error, and a stop zero can be transmitted. In extended SSI mode (ExtSSI) the multiturn data (optional), singleturn data, error, warning, and CRC can be read out. All data is sent with the MSB first and is equivalent to the data package that is output through BiSS.

The SSI interface of iC-MU150 can handle sensor data communication and unidirectional register communication (Advanced SSI protocol see Figure 18).



Rev C1, Page 33/66

NTOA	Addr. 0x0B; bit 3	
Code	Description	Timeout *)
0	Adaptive	t _{init}
1	Fixed	20 µs
Note:	*) see I108, P. 12	

Table 47: Communication Timeout

It is possible to select the adaptive or the fixed timeout in SSI mode. However in order to meet the requirements of the standard SSI protocol the fixed timeout of $20 \,\mu$ s should be chosen by setting NTOA to 1.

In SSI mode the sensor data can be output in binary or Gray code.

GSSI ¹	Addr. 0x12; bit 7
Code	Data format
0	binary coded
1	Gray coded

Table 48: Data format (for MT and ST data)

SSI interface ring operation can be activated for the repeated output of position data in SSI protocol. In this mode position data output is repeated cycle by cycle separated by a zero-bit until the internal timeout t_{out} (p. 13) is reached. After t_{out} has elapsed a new request can be made for position data. By checking the repeated position data for equality, SSI ring operation mode enables any possible transmission errors to be detected. If RSSI is deactivated zeros are subsequently output after the position data output.

RSSI	Addr. 0x12; bit 6
Code	Ring operation
0	normal output
1	Ring operation

Table 49: Ring operation

¹ Please refer to the design review on p. 64.



Rev C1, Page 34/66

SPI interface: general description




Figure 20: SPI transmission SPI-Mode 0 and 3, using opcode Read REGISTER(single) as an example

MODEA	
Code	Description
0x0	SPI _{TRI}
0x1	SPI

Table 50: MODEA: SPI

In mode SPI_{TRI} MISO (Pin PA3) is set to tristate if the slave is not selected by the master, i.e. NCS=1. This function is used for a parallel SPI bus configuration (Figure 21).




Figure 21: Example configuration SPI bus with 2 parallel Slaves

SPI modes 0 and 3 are supported, i.e. idle level of SCLK 0 or 1, acceptance of data on a rising edge. Data is sent in packages of 8 bits and with the MSB first (see Figure 20). Each data transmission starts with the master sending an opcode (Table 51) to the slave.

The following describes the typical sequence of an SPI data transmission, taking the command **Read REGIS-TER (single)** as an example (see Figure 20):

- 1. The master initializes a transmission with a falling edge at NCS.
- 2. iC-MU150 passes the level on from MOSI to MISO.

- 3. The master transmits the opcode OP and address ADR via MOSI; iC-MU150 immediately outputs OP and ADR via MISO.
- 4. The master terminates the command with a rising edge at NCS.
- 5. iC-MU150 switches its MISO output to 1 (MODEA=0x1) or tristate (MODEA=0x0).

OPCODE	
Code	Description
0xB0	ACTIVATE
0xA6	SDAD-transmission (sensor data)
0xF5	SDAD Status (no latch)
0x97	Read REGISTER(single) ²
0xD2	Write REGISTER (single) ²
0xAD	REGISTER status/data

Table 51: SPI OPCODEs

For the setup to be compatible with SPI protocol, when setting the sensor data length for the command "SDAD transmission" with parameters OUT_MSB, OUT_LSB, and OUT_ZERO, it must be ensured that the output data length is a multiple of 8 bits.

SPI interface: Command ACTIVATE

Each iC-MU150 has one RACTIVE and one PACTIVE register. These registers are used pairwise to configure the register data channel and the sensor/actuator data channel of a slave.

Using the **ACTIVATE** command, the register and sensor data channels of the connected slaves can be switched on and off. The command causes all slaves to switch their RACTIVE and PACTIVE registers between MOSI and MISO and set them to 0 (slaves in daisy chain connection, Figure 24). The register and


² Please refer to the design review on p. 64.




Rev C1, Page 35/66

sensor/actuator data channels can be switched on and off with data bytes following the OPCODE.

After startup of iC-MU150 RACTIVE and PACTIVE is set to 1.





The ACTIVATE command resets the bits FAIL, VALID, BUSY, and DISMISS in the SPI-STATUS byte (see Table 55).

RACTIVE	
Code	Description
0	Register communication deactivated
1	Register communication activated*)
Note	*) default after startup

Table 52: RACTIVE


If RACTIVE is not set, on commands Read REGISTER (single), Write REGISTER (single), REGISTER status/data the ERROR bit is set in the SPI-STATUS byte (see Table 55) to indicate that the command has not been executed. At MISO the slave immediately outputs the data transmitted by the master via MOSI.

PACTIVE	
Code	Description
0	Sensor data channel deactivated
1	Sensor data channel activated*)
Note	*) default after startup

Table 53: PACTIVE

If PACTIVE is not set, on commands SDAD status and SDAD transmission the ERROR bit is set in the SPI-STATUS byte (see Table 55) to indicate that the command has not been executed. At MISO the slave immediately outputs the data transmitted by the master via MOSI.

If only one slave is connected up with one register and one sensor data channel, it must be ensured that the RACTIVE and PACTIVE bits come last in the data byte.



chain))

An example for a daisy chain wiring of 2 SPI slaves is given in Figure 24. In order to do register communication (Read REGISTER (single), Write REGISTER (single), REGISTER status/data) with e.g. slave (1) the register communication has to be enabled explicitly for this slave and disabled for slave (0) with command ACTIVATE and parameter RACTIVE.




Figure 24: Example configuration with 2 Slaves (daisy chain)

SPI interface: Command SDAD transmission

iC-MU150 latches the absolute position on the first rising edge at SCLK, when NCS is at zero (REQ/LATCH). Because iC-MU150 can output the sensor data (SD) immediately, the master can transmit the SDAD transmission command directly. The sensor data shift register (the size of which is 8 to 40 bits in multiples of 8 using iC-MU150) is switched and clocked out between MOSI and MISO.

If invalid data is sampled in the shift register, the ER-ROR bit is set in the SPI-STATUS byte (see Table 55) and the output data bytes are set to zero.






Figure 25: SDAD transmission: read SD


SPI interface: Command SDAD status

If the master does not know the processing time of the connected slaves, it can request sensor data using the command SDAD status. The command causes:

- 1. All slaves activated via PACTIVE to switch their SVALID register between MOSI and MISO.
- 2. The next request for sensor data started with the first rising edge at SCLK of the next SPI communication is ignored by the slave.

The end of conversion is signaled by SVALID (SV). Using this command, the master can poll to the end of conversion. The sensor data is read out via the command SDAD transmission.

SVALID	
Code	Description
0	Sensor data invalid
1	Sensor data valid






Figure 26: SDAD status

If only one slave is connected, the corresponding SVALID bit (SV0) is placed at bit position 7 in the SVALID byte.




Figure 27: SDAD status (Example with one and two slaves)

Figure 28 shows the interaction of the two commands SDAD Status and SDAD transmission. It is not necessary to start each sensor data communication with the command SDAD Status (1). iC-MU150 has no processing time and can therefore directly output valid sensor data. Because of that the command sequence can start with SDAD-transmission (2). Following this, the command REGISTER status/data should be executed to detect an unsuccessful SPI communication.




Figure 28: Example sequence of the commands SDAD Status/SDAD-transmission

SPI interface: Command Read REGISTER (single) This command enables register data to be read out from the slave byte by byte.

The master first transmits the Read REGISTER (single) command and then address ADR. The slave immediately outputs the command and address at MISO.

Rev C1, Page 36/66




Figure 29: Read REGISTER (single): set the read address (1) + command REGISTER status/data to read-out data (2)

Following this, using the **REGISTER status/data** command (see page 37) the master can poll until the validity of the DATA following the SPI-STATUS byte is signaled via SPI-STATUS.

SPI interface: Command Write REGISTER (single) This command enables data to be written to the slave byte by byte.

The master first transmits the **Write REGISTER (single)** command and then address ADR and the data (DATA). The slave immediately outputs the command, address, and data at MISO.




Figure 30: Write REGISTER (single); set write address and data

Using the **REGISTER status/data** command, the master can poll to the end of the register communication (signaled via the SPI-STATUS byte).

SPI interface: Command REGISTER status/data

The **REGISTER status/data** command can be used to request the status of the last register communication and/or the last data transmission. The SPI-STATUS byte contains the information summarized in Table 55.

SPI-STAT	SPI-STATUS			
Bit	Name	Description of the status report		
7	ERROR	Opcode not implemented, Sensor data was invalid on readout		
64	-	Reserved		
Status bit	s of the register comm	nunication		
3	DISMISS	Address rejected		
2	FAIL	Data request has failed		
1	BUSY	Slave is busy with a request		
0	VALID	DATA is valid		
Note	Display logic: 1 =	Display logic: 1 = true, 0 = false		

Table 55: Communication status byte

All SPI status bits are updated with each register access. The exception to the rule is the ERROR bit; this bit indicates whether an error occurred during the last SPI-communication with the slave.

The master transmits the **REGISTER status/data** opcode. The slave immediately passes the opcode on to MISO. The slave then transmits the SPI-STATUS byte and a DATA byte.

Following the commands **Read REGISTER (single)** and **Write REGISTER (single)**, the validity of the DATA byte is signaled with the VALID status bit.

The requested data byte is returned via DATA following the **Read REGISTER (single)** command. Following the **Write REGISTER (single)** command, the data to be written is repeated in the DATA byte. With all other opcodes, the DATA byte is not defined.




Figure 31: REGISTER status/data

Figure 32 shows the interaction of the commands **REG**-**ISTER read/write** and **REGISTER status/data**.



Rev C1, Page 37/66



Rev C1, Page 38/66




Figure 32: Example sequence of commands REG-ISTER read/write and REGISTER status/data



Rev C1, Page 39/66

CONVERTER AND NONIUS CALCULATION

Converter principle

The system consist of two real-time tracking converters, each with a resolution of 12 bits for the master track and nonius track. Above the maximal permissible input frequency the status bits FRQ_CNV is set. The tracking converter can't follow the input signal any more. With a filter setting of type FILT1 and bigger an increased resolution of 14 bits is available.

A digital filter can be configured with FILT to reduce the noise of the digital output signals. Using this the digital angle values of the tracking converter can be filtered.

FILT		Addr. 0x0E;	; bit 2:0	
Code	Тур	noise sup- pression	latency	Interpol. MAS/NON
0x0	FILT0	0 dB	< 1 µs	12 bit
0x1	FILT1	15 dB	< 1 µs	14 bit
0x2	FILT2	21 dB	2.5µs	14 bit
0x3	FILT3	27 dB	10 µs	14 bit
0x4	FILT4	39 dB	164 μs f _{sin} < 50 Hz 25 μs f _{sin} < 1 kHz	14 bit
0x5	FILT5	45 dB	650 μs f _{sin} < 12 Hz 33 μs f _{sin} < 1 kHz	14 bit
0x6	FILT6	51 dB	2.6 ms f _{sin} < 3 Hz 41 µs f _{sin} < 1 kHz	14 bit
Note	Influences on the max. rotation speed with incremental output signals are shown in table 84			

Table 56: Digital filter features




Figure 33: Phase relationship of the filters




Figure 34: Filter latency

Synchronization mode

Table 57 lists the configurable master period counts and the resulting bit lengths for nonius synchronization, and the synchronization bit length used. The parameter MPC defines thus the nonius system and has to be chosen according to the magnetic code carrier. If MPC is switched during operation, command ABS_RESET must be executed and the track offset values must be calibrated again.

MPC(3:0)	Addr	. 0x0F; bit 3:	0	
Code	Master period count	Nonius period count	bit length	synchro- nization bit length
0x4	16	15	4	8
0x5	32	31	5	7
0x6	64	63	6	6
for MU150 a	for MU150 as Nonius-Multiturn *)			
0x7	128	127	7	5
0x8	256	255	8	4
0x9	512	511	9	3
0xA	1024	1023	10	2
0xB	2048	2047	11	1
0xC	4096	4095	12	0
Note	*) see page 44			

Table 57: Master period count and the resulting bit lengths

LIN selects the hall sensor arrangement to linear or rotative for axial or radial/linear scanning (see table 58).



LIN	Addr. 0x0E; bit 4	
Code	Hall sensor arrangement	Type of target magnetization
0	Rotative	Axial (e.g. MU2S 30-32N)
1	Linear	Radial (e.g. MU7S 25-32N) or Linear (e.g. MUxL)

Table 58: Selection of linear/rotative hall sensors

An offset between the nonius track and the master track within one revolution can be adjusted with SPO_BASE and SPO_x (x=0-14) .

The following formula describes how the error curve based on the raw data from the master and nonius track can be calculated. 2^{MPC} is the number of sine periods of the measuring distance.

$$TOL_{SPON} = RAW_{MASTER} - RAW_{NONIUS} * \frac{2^{MPC}}{2^{MPC} - 1}$$

The maximum tolerable phase deviation for a 2-track nonius system is shown in Table 59. For the tolerable phase deviation of a 3-track nonius system please refer to Table 73 page 44.

		Permissible Max. Phase Deviation
Periods	/revolution	[given in degree per signal period of 360°]
Master	Nonius	Master \leftrightarrow Nonius
16	15	+/- 9.84°
32	31	+/- 4.92°
64	63	+/- 2.46°

Table 59: Tolerable phase deviation for the master versus the nonius track of a 2 track nonius system (with reference to 360°, electrical)

An offset correction curve can be specified with SPO_BASE and SPO_x (x = 0.14). SPO_BASE is the start-value. SPO_0 to SPO_14 can be interpreted as slope-values. A change in the slope of the offset function can be made each 22.5°. The slope value SPO_15 is computed automatically by iC-MU150. To do this the following condition must be met:

$$\sum_{x=0}^{14} {\rm SPO}_x = \{-7 \dots 7\}$$

The offset value between to slopes (e.g. SPO_0 and SPO_1) is interpolated. The computed offset is added to the converted result of the nonius track prior to synchronization and is used to calibrate the nonius to the master track. An offset value is chosen by the absolute position given by the nonius difference (master-nonius).

SPO_BASE	(3:0) Addr. 0x19; bit 3:0	
SPO_BASE	(3:0) Addr. SER:0x52; bit 3:0	
Code	Starting point referred to 1 revolution	
0x0	0 * (22.5°/2 ^{MPC})	
0x7	7 * (22.5°/2 ^{MPC})	
0x8	-8 * (22.5°/2 ^{MPC})	
0x9	-7 * (22.5°/2 ^{MPC})	
0xF	-1 * (22.5°/2 ^{MPC})	

Table 60: Nonius track offset start value

SPO_0(3:0)	Addr. 0x19; bit 7:4 Addr. SER: 0x52
SPO_1(3:0)	Addr. 0x1A; bit 3:0 Addr. SER: 0x53
SPO_2(3:0)	Addr. 0x1A; bit 7:4 Addr. SER: 0x53
SPO_3(3:0)	Addr. 0x1B; bit 3:0 Addr. SER: 0x54
SPO_4(3:0)	Addr. 0x1B; bit 7:4 Addr. SER: 0x54
SPO_5(3:0)	Addr. 0x1C; bit 3:0 Addr. SER: 0x55
SPO_6(3:0)	Addr. 0x1C; bit 7:4 Addr. SER: 0x55
SPO_7(3:0)	Addr. 0x1D; bit 3:0 Addr. SER: 0x56
SPO_8(3:0)	Addr. 0x1D; bit 7:4 Addr. SER: 0x56
SPO_9(3:0)	Addr. 0x1E; bit 3:0 Addr. SER: 0x57
SPO_10(3:0	Addr. 0x1E; bit 7:4 Addr. SER: 0x57
SPO_11(3:0	Addr. 0x1F; bit 3:0 Addr. SER: 0x58
SPO_12(3:0	Addr. 0x1F; bit 7:4 Addr. SER: 0x58
SPO_13(3:0	Addr. 0x20; bit 3:0 Addr. SER: 0x59
SPO_14(3:0	Addr. 0x20; bit 7:4 Addr. SER: 0x59
Code	Slope referred to 1 revolution
0x0	0 * (22.5°/2 ^{MPC})
0x7	7 * (22.5°/2 ^{MPC})
0x8	-8 * (22.5°/2 ^{MPC})
0x9	-7 * (22.5°/2 ^{MPC})
0xF	-1 * (22.5°/2 ^{MPC})
Note	$\sum_{x=0}^{14} SPO_x = \{-77\} * (22.5^{\circ}/2^{MPC})$

Table 61: Nonius track offset slopes

SPO_15(3:0	Addr. SER:0x5A; bit 3:0
Code	Slope
0x0	-
	is automatically computed: $-\sum_{x=0}^{14} \text{SPO}_x$
0xF	-
Note	internal register, not readable via serial interface

Table 62: Nonius track offset slope (is automatically computed)

The principle is shown in Figure 35. The red curve corresponds to the error curve of the nonius difference absolute within 360°. By taking the blue marked SPO_x curve it is shown, that the nonius difference can be changed in a way that the resulting green curve is in the valid synchronization range. It can be seen that

Rev C1, Page 40/66



Rev C1, Page 41/66

an error within 22.5° (in the Figure between 67.5° and 90°) can not be corrected. For SPO_0 the range of a possible slope change is exemplary shown.




Figure 35: Nonius track offset calibration

Following the first nonius synchronization the number of excessed periods is counted and output. Using NCHK_NON the system can be configured to check the internal period counter against the period given by the code disc at regular intervals. Command NON_VER explicitly requests nonius verification. If an error is found during verification of the nonius, bit NON_CTR is set in status register STATUS1.

Figure 36 describes the principle of nonius synchronization with verification, with φ representing the respective digitized angle of the relevant track.




Figure 36: Principle of nonius synchronization

NCHK_NON	Addr. 0x0D; bit 5	
Code	Description	
0	automatic period verification	
1	no automatic period verification	

Table 63: Automatic nonius period verification

The nonius data and incremental interface can be automatically reset with ACRM_RES if the master amplitude is too low. The incremental section is reset as soon as the amplitude control unit indicates that the master amplitude is too low (AM_MIN occurs, see Table 102). The ABZ-interface shows position 0 as default. When the master amplitude is again in its set range, a new nonius calculation is carried out and the incremental section is restarted.

ACRM_RES	Addr. 0x0D; bit 4	
Code	Description	
0	no automatic reset	
1	automatic reset active	

Table 64: Automatic Reset triggered by AM_MIN




Figure 37: Automatic reset ACRM_RES

MT INTERFACE




Figure 38: Example of multiturn SSI line signals

Configuration of the Multiturn interface

iC-MU150 can read in and synchronize binary data from an external SSI sensor through the serial multiturn interface. On startup the first data value read in determines the start value of the internal multiturn counter. After startup the multiturn counter counts the ST cycles. If there is an error reading the external multiturn during startup, the read-in will be repeated.




Figure 39: Error handling during startup

If the MT interface is not used (MODE_MT = 0x0), the internal 24-bit MT counter can extend the singleturn information to include the counted ST cycles. To access the internal MT counter increase parameter OUT_MSB accordingly.

For exclusive multiturn systems a 4, 8, 12, 16 or 18-bit multiturn data value can be read in (MODE_MT = 0xB-0xE).

There is also the possibility to interpret a part of the external multiturn data value as singleturn data ($MODE_MT = 0x1-0xA$). This influences the incremental output signals, UVW commutation signals and data output in $MODE_ST = 0x01$ (FlexCount®). For further information see **Construction of a Multiturn system** with two iC-MU150 S. 44.

MODE_MT(3:0) Addr. 0x10; bit 3:0				
Code	Function	Code	Function	
0x0	no external data	0x8	4 *) + 12 bits	
0x1	1 *) bit	0x9	5 *) + 12 bits	
0x2	2 *) bits	0xA	6 *) + 12 bits	
0x3	3 *) bits	0xB	4 bits	
0x4	4 *) bits	0xC	8 bits	
0x5	5 *) bits	0xD	12 bits	
0x6	6 *) bits	0xE	16 bits	
0x7	3 *) + 12 bits	0xF	18 bits	
Notes:	*) data interpreted as ST			
	If MPC \geq 0x07 than MODE_MT has to be set to 0x0 or 0xD			

Table 65: MT interface operating mode

For synchronization a synchronization bit length must be set with SBL_MT. Synchronization takes place between the external multiturn data read in and the ST period information counted internally (see Fig. 41). Synchronization can take place automatically within the relevant phase tolerances.

SBL_MT(1:	SBL_MT(1:0) Addr. 0x10; bit 5:4			
Code	MT synchronization bit length	synchronization tolerance (ST-resolution)		
0x0	1 bit	± 90°		
0x1	2 bits	$\pm 90^{\circ}$		
0x2	3 bits	\pm 135°		
0x3	4 bits	± 157,5°		

Table 66: MT synchronization bit length

Figure 40 shows the principle of a 2 bit MT synchronization for ideal signals (without indication of synchronization tolerance limits).




Figure 40: Principle of 2 bit MT synchronization





Rev C1, Page 43/66

The code direction of the read multiturn data can be inverted using parameter ROT_MT.

ROT_MT	Addr. 0x0E; bit 5
Code	Function
0	no inversion of code direction
1	inversion of code direction

Table 67: Inverted code direction of external multiturn

The parameter ESSI_MT configures the evaluation of an optional error-bit send by the external multiturn device.

ESSI_MT	Addr. 0x0E; bit 7:6
Code	Function
0x0	no error bit
0x1	1 error-bit low active
0x2	reserved
0x3	1 error-bit high active

Table 68: Evaluation of an error-bit of the external multiturn

The SSI parity and warning bit are not supported by iC-MU150 and need to be deactivated in the external multiturn sensor.

The total data length of the external read multiturn data word is determined by:

data_length_ext_mt = Bits(MODE_MT) + Bits(SBL_MT) + Bits(ESSI_MT)

The parameter SPO_MT allows to balance an existing static offset between the singleturn and the multiturn. The offset is added before the synchronization of the read multiturn data (see Figure 41).

SPO_MT	Addr. 0x0F; bit 7:4
Code	Function
0x0	
	multiturn offset
0xF	

Table 69: Offset of external multiturn




Figure 41: Parameters to configure external multiturn

CHK_MT can be used to verify the counted multiturn at regular intervals. Verification can also be requested using command MT_VER. A multiturn verification error (comparison of the internal MT counter with the external multiturn data) is reported on status bit MT_CTR.

СНК_МТ	Addr. 0x10; bit 6
Code	Function
0	no verification
1	periodical verification

Table 70: Multiturn verification




Figure 42: Error handling in normal operation with cyclic verification of the period counter



Rev C1, Page 44/66

Construction of a Multiturn system with two iC-MU150

A 3 track nonius system can be build using two iC-MU150. The singleturn iC-MU150 (1) can be configured to interpret 3, 4, 5, or 6 bits of the read multiturn data as singleturn data (ST) (see Table 65). The output through the incremental interface, the UVW interface and the serial interface in $MODE_ST = 0x1$ (FlexCount) of iC-MU150 (1) is then absolute with this additional information.

The construction of such a system is shown as an example in Figure 43 and the configuration in Table 71.




Figure 43: 3-track nonius with 2 iC-MU150

iC-MU150 (1	I): singleturn		
Parameter	Value	Description	
MPC	0x5	5-bit ST periods	
MODE_MT	0x5	5-bit ST periods via multiturn	
SBL_MT	0x3	4-bit synchronization of read multiturn data	
iC-MU150 (2	2): multiturn		
Parameter	Value	Description	
MPC	0xA	10-bit periods	
MODE_MT	0x0	no additional multiturn data	
MODE_ST	0x0	output of internal absolute data	
OUT_MSB	0xA	MSB output configuration 9-bit output data while having 10-bit periods	
OUT_LSB	0xF	LSB output configuration 9-bit output data while having 10-bit periods	

Table 71: Configuration example for the 3-track nonius system of Fig.43

Table 72 shows the possible settings for a 3-track nonius systems with 2 iC-MU150 and the resulting periods/revolution of the tracks. The maximum phase deviation of the tracks is summarized in Table 73.


MPC		Periods/revolution		ST Periods [Bit]		
(2)	(1)	Master	Segm.	Nonius	from MT(2)	from ST(1)
0x7	0x4	128	120	127	3	4
0x8	0x4	256	240	255	4	4
0x9	0x5	512	496	511	4	5
0xA	0x5	1024	992	1023	5	5
0xB	0x6	2048	2016	2047	5	6
0xC	0x6	4096	4032	4095	6	6


Table 72: Settings for a 3-track nonius system using 2 iC-MU150

			Permissible Max. phase deviation			
Periods/revolution		[given in degree per signal period of 360°]				
Master	Segm.	Nonius	Master \leftrightarrow Segm. Master \leftrightarrow Non.*			
			(1)	(2)		
128	120	127	+/-9.84°	+/-19.68°		
256	240	255	+/-9.84°	+/-9.84°		
512	496	511	+/-4.92°	+/-9.84°		
1024	992	1023	+/-4.92°	+/-4.92°		
2048	2016	2047	+/-2.46°	+/-4.92°		
4096	4032	4095	+/-2.46°	+/-2.46°		
Note	*) with SBL_MT=0x3					

Table 73: Tolerable phase deviation for the master versus the nonius or segment track of a 3-track nonius system (with reference to 360°, electrical)

Figure 44 shows the principle of the synchronization of the data from iC-MU150 (2) to iC-MU150 (1).





To facilitate the initial configuration of an iC-MU150 as a SSI multiturn device the command SWITCH can be used (see page 58). The singleturn iC-MU150 (1) in Figure 43 has to enable the direct communication to the multiturn sensor by setting GET_MT to 1. The configuration of iC-MU150 (2) can take place using the BiSS protocol. After the configuration of the external multiturn MODEA_NEW and RPL_NEW are used to set the target configuration of MODEA and RPL. After



Rev C1, Page 45/66

that the command SWITCH is executed. By reading STATUS1 it is possible to control if there was an error while executing the command. After the next startup or after the execution of the command SOFT_RESET iC-MU150 starts with the interface configurated with MODEA NEW and RPL NEW.

MT Interface Daisy Chain

The MT interface daisy chain mode gives direct access to an external multiturn sensor for calibration purposes.

MODEA	
Code	Function
0x2	BiSS
0x5	SSI+ERRL
0x6	SSI+ERRH
0x7	ExtSSI

Table 74: MT Interface Daisy Chain: Possible MODEA configuration

Making use of the BiSS Interface bus capabilities, iC-MU150 can connect the external multiturn sensor to the BiSS master controller in modes MODEA = 0x02(BiSS) and MODEA = 0x05-0x07 (SSI with Error bit and ExtSSI; additional condition RSSI = 1) when GET_MT is enabled. To this end input pin MA (PA1) receiving the BiSS master's clock signal is fed through to output pin MTC and the input pin MTD is activated in place of the input pin SLI (PA2). Upon enabling this mode the single cycle timeout (see Fig. 3) must have elapsed and an additional init command carried out by the BiSS master, before it can run the first register communication.

Note:

Additional condition RSSI = 1 when using GET_MT and MODEA = 0x05, 0x06 or 0x07. **Hint:**

First set GET_MT than RSSI to activate direct communication to Multiturn Sensor in SSI modes.

Example: external multiturn sensor built with iC-MU150 is connected to the MT interface of a first iC-MU150, preparing the singleturn data. With GET_MT enabled, the external multiturn can then be addressed via BiSS ID 0 and the singleturn via BiSS ID 1. This temporal chain operation simplifies device parametrization during encoder manufacturing.

GET_MT	Addr. 0x10; bit 7
Code	Function
0	Disabled
1	MT interface daisy chain

Table 75: Direct BiSS communication enable for MT sensor via I/O Interface



Rev C1, Page 46/66

INCREMENTAL OUTPUT ABZ, STEP/DIRECTION AND CW/CCW

MODEA	
Code	Description
0x3	ABZ
MODEB	
Code	Description
0x0	ABZ
0x2	Step/Direction
0x3	CW/CCW Incremental
Note:	It is not possible to select an incremental interface on MODEA and MODEB simultaneously

Table 76: MODEA/MODEB: ABZ, step/direction and CW/CCW

The resolution of incremental signals ABZ can be programmed for each singleturn cycle within a range of 4 to 262,144 edges using the internal FlexCount®. The number of master periods which is equivalent to a singleturn cycle is defined by the settings in register MPC (Table 57).

RESABZ(7:	0) Addr. 0x13;	bit 7:	0
RESABZ(15	5:0) Addr. 0x14;	bit 7:	0
Code	Resolution		Interpolation factor
0x0000	4		1
0x0001	8		2
0xFFFF	262,144		65,536
Note:	For non-binary resolutions above 32,768 (0x2000) the relative error increases		

Table 77: FlexCount®- Resolution

In linear application the min. increment of the incremental output (FlexCount) can be calculated as follows:

<u>MPC * magnetic period</u> max. resolution FlexCount = min. increment linear

Example with MPC = 0x5 (master period count 32):

$$\frac{32 * 2.56mm}{262144} = 312.5nm$$

Note:

In linear applications the min. increment of 183nm can be read via the serial interfaces for MODE_ST = 0x0 (output absolute position) independent of the selected MPC.

Figure 45 shows the ABZ, step/direction, and CW/CCW signals. The length of a signal A or B cycle is defined

by φ_{360AB} as a range between two rising edges of an A or B signal.

 ϕ_{hys} represents the hysteresis which must be exceeded before further edges are generated at the incremental interface.

Minimum edge distance t_{mtd} is the minimum time which must have elapsed before another event can be output at the incremental interface.

The length of the Z pulse with setting ZLEN = 0x00 is defined by φ_{z90} .




Figure 45: Definition of the ABZ, STEP/DIR, and CW/CCW signals

The phase position of the incremental output signals can be inverted using the relevant configuration bit INV x (x = A,B,Z).



Rev C1, Page 47/66

INV_A	Addr. 0x16; bit 2
Code	A/STEP/CW-Signal
0	normal
1	inversion

Table 78: Inversion A-Signal

INV_B	Addr. 0x16; bit 1
Code	B/DIR/CCW-Signal
0	normal
1	inversion

Table 79: Inversion B-Signal

INV_Z	Addr. 0x16; bit 0
Code	Z/NCLR-Signal
0	normal
1	inversion

Table 80: Inversion Z-Signal

Index pulse Z can be programmed in four lengths. The position of the index pulse in relation to the A/B signals is shown in Figure 46.

LENZ(1:0)	Addr. 0x16; bit 7:6
Code	Z-pulse length
0x0	90°
0x1	180°
0x2	270°
0x3	360°






Figure 46: Index pulse length settings

The position data code direction of the incremental output signals ABZ, STEP/DIRECTION and CW/CCW can be inverted with the parameters ROT_ALL and ROT_POS. Both parameters are EXOR-gated and together comprise the internal code direction signal for the incremental output signals (Figure 47).




Figure 47: Effect of ROT_ALL and ROT_POS on position data code direction

Note:

Parameter ROT_ALL affects the output of the data word through the serial interface in $MODE_ST = 0x0$ and 0x1, the incremental outputs and the UVW-interface.

Parameter ROT_POS affects the output of the data word through the serial interface in $MODE_ST = 0x0$ and 0x1 and the incremental outputs.

For the description of the commands ROT_POS and ROT_POS_E2P see P.58.

ROT_ALL	Addr. 0x15; bit 7	
Code	Description	
0	no inversion of code direction	
1	inversion of code direction	
Notes:	no effect in MODE_ST = 2 (raw-data) for the data output of the serial interface	
	ROT_POS can change the code direction in MODE_ST = 0x0 and 0x1, incremental outputs	

Table 82: Inversion of the code direction for the serial interface in MODE_ST = 0x0 and 0x1, incremental outputs and UVW-interface

ROT_POS	Addr. 0x23; bit 0		
ROT_POS	Addr. SER:0x1E; bit 0		
Code	ROT_ALL = 0	ROT_ALL = 1	
0	no inversion of code direction	inversion of code direction	
1	inversion of code direction	no inversion of code direction	
Note:	no effect in MODE_ST = 2 (raw-data) for the data output of the serial interface and on UVW-interface		

Table 83: Resulting inversion of code direction for the serial interface in MODE_ST = 0x0 and 0x1, incremental outputs

Parameter SS_AB must be configured depending on the maximum speed. With a filter setting of FILT = 0x00(Table 56), correspondingly higher SS_AB step size values must be programmed. The maximum possible resolution of the incremental count signal is reduced



Rev C1, Page 48/66

according to the set step size. The FRQ_ABZ status bit is set in the case of an unacceptable high speed.

SS_AB(1:0) Addr.		0x15; bit 5:4			
Code	max	FILT	max. rotation speed *)		
	res.		MPC = 0x4 (16/15)	MPC = 0x5 (32/31)	MPC = 0x6 (64/63)
0x0	2 ¹⁸	0x0	don't use	don't use	1500 rpm
		\geq 0x1	6000 rpm	6000 rpm	6000 rpm
0x1	2 ¹⁷	0x0	don't use	3000 rpm	3000 rpm
		\geq 0x1	12000 rpm	12000 rpm	6000 rpm
0x2	2 ¹⁶	0x0	6000 rpm	6000 rpm	6000 rpm
		\geq 0x1	24000 rpm	12000 rpm	6000 rpm
0x3	2 ¹⁵	0x0	12000 rpm	12000 rpm	6000 rpm
		\geq 0x1	24000 rpm	12000 rpm	6000 rpm
Note:	*) FRQAB = 0x0				

Table 84: System AB step size and limitation of rotation frequency

The minimum edge distance t_{mtd} of the ABZ, STEP/DIR or CW/CCW interface can be limited by setting the maximum output frequency with FRQAB. It can be used to adjust the output frequency to a frequency limit given by an external ABZ, STEP/DIR or CW/CCW counter device.

FRQAB(2:0) Addr. 0x15; bit 2:	0
Code	Output frequency AB	Edge distance t _{mtd}
0x0	6.25 MHz	40 ns
0x1	3.13 MHz	80 ns
0x2	1.56 MHz	160 ns
0x3	781.25 kHz	320 ns
0x4	390.63 kHz	640 ns
0x5	195.31 kHz	1.28 µs
0x6	48.83 kHz	5.12 µs
0x7	12.2 kHz	20.48 µs

Table 85: AB output frequency

The incremental counter has an integrated hysteresis which prevents multiple switching of the incremental signals at the reversing point. Hysteresis φ_{hys} must first be exceeded before edges can again be generated at A or B. This hysteresis can be set within a range of 0° to 0.35° according to Table 86 and is referenced to 360° of a singleturn cycle.

CHYS_AB(1	I:0) Addr. 0x16; bit 5:	4
Code	Hysteresis	parameter SS_AB
0x0	0.0014°	0x0
0x0	0.0041°	0x1
0x0	0.0096°	0x2
0x0	0.021°	0x3
0x1	0.175°	d.c.
0x2	0.35°	d.c.
0x3	0.7°	d.c.
Note:	d.c.: don't care	

Table 86: Hysteresis with an inverted direction of rotation

The parameter ENIF_AUTO selects whether at startup the incremental interface is enabled after the converter has found its operating point or if the counting to the absolute angle can be seen at the incremental interface.

ENIF_AUTO	Addr. 0x15; bit 4	
Code	Description	
0	counting to operating point visible	
1	counting to operating point not visible	

Table 87: Incremental interface enable

See the chapter on the preset function (p. 62) to set the offset for ABZ output.



UVW COMMUTATION SIGNALS

MODEB	
Code	Description
0x1	UVW

Table 88: MODEB: UVW

iC-MU150 can generate commutation signals for BLDC motors from 1 up to 16 pole pairs. The hysteresis is set fixed to 0.0879° referenced to a mechanical revolution.

Figure 48 shows the commutation sequence for a motor with 6 pole pairs. Here, a commutation sequence spanning an angle of φ_{360UVW} repeats itself 6 times within one mechanical revolution of the motor. The phase shift between the commutation signals is 120°.




Figure 48: commutation signals UVW

Using parameter PPUVW the number of commutation sequences per mechanical revolution can be set.

PPUVW(5:0) Addr. 0x17; bit 5:0			
Code	number of pole pairs	Code	number of pole pairs
0x02	1 pole pair	0x1A	9 pole pairs
0x05	2 pole pairs	0x1D	10 pole pairs
0x08	3 pole pairs	0x20	11 pole pairs
0x0B	4 pole pairs	0x23	12 pole pairs
0x0E	5 pole pairs	0x26	13 pole pairs
0x11	6 pole pairs	0x29	14 pole pairs
0x14	7 pole pairs	0x2C	15 pole pairs
0x17	8 pole pairs	0x2F	16 pole pairs

Table 89: Number of commutation signal pole pairs

The sequence of the commutation signals can be selected by φ_{120UVW} as in Figure 48 or with a distance of 60° between two neighboring rising edges referenced to one UVW cycle using parameter PP60UVW.

PP60UVW	Addr. 0x16; bit 3		
Code	Phase UVW signals		
0	120° phase shift		
1	60° phase shift		

Table 90: Commutation signal phase length

Register OFF_UVW is used to set the start angle and compensate for the offset between the winding of the BLDC and the Hall sensor signals. This angle can be set with 12 bits.

Note:

After startup or the commands SOFT_RESET and ABS_RESET the OFF_UVW values are amended to include the nonius data, with a configured multiturn updated with the multiturn data, and stored as OFF_COM in the internal RAM.

OFF_UVW(,	Addr. 0x28; bit 7:4		
OFF_UVW(11:4)	Addr. 0x29; bit 7:0		
OFF_UVW(3:0)	Addr. SER:0x4B; bit 7:4		
OFF_UVW(11:4)	Addr. SER:0x4C; bit 7:0		
Code	Offset UVW signals			
0x000	0.00° mech			
0x001	0.09° mech			
	360.0° mech 4096 · OFF_UVW			
0xFFF	359.9° mech			

Table 91: Commutation signal start angle

OFF_COM(3:0)	Addr. SER:0x23;	bit 7:4	R
OFF_COM(11:4)	Addr. SER:0x24;	bit 7:0	R
Code	Desc	ription		
0x000				
	start a	0	n signal (automatically	
0xFFF				

Table 92: Commutation signal start angle amended by the nonius/MT

The code direction of the UVW-signals can be inverted with parameter ROT_ALL.

Note:

Parameter ROT_ALL affects the output of the data word of the serial interface in MODE_ST=0x0 and 0x1, the incremental outputs (ABZ) and the UVW-interface.

ROT_ALL	Addr. 0x15; bit 7			
Code	Description			
0	no inversion of code direction			
1	inversion of code direction			

Table 93: Inverted code direction



Rev C1, Page 50/66

REGISTER ACCESS THROUGH SERIAL INTERFACE (SPI AND BISS)




Figure 49: Scope of register mapping serial interface

The distribution of addresses in iC-MU150 corresponds to the document BiSS C Protocol Description which can be downloaded at www.biss-interface.com.

iC-MU150 supports an addressing scheme using banks. Therefore the internal address space is divided into banks of 64 bytes each. The address sections visible via the I/O interface recognizes a "dynamic" section (addresses 0x00 to 0x3F) and a "static" section which is permanently visible (addresses 0x40 to 0x7F). The static address section is always visible independent of the bank currently selected. Figure 51 illustrates how the banks selected by BANKSEL are addressed.

BANKSEL(4	4:0) Addr. SER:0x40; bit 4:0
Code	Description
0x0	
	Selection of the memory bank
0x1F	

Table 94: Register to select a memory bank

The abbreviation *Addr.* SER used in the register tables of the specification of the iC-MU150 stands for the addressing of this register through the serial interface.

The address translation for the addressable memory areas via the bank register to the EEPROM addresses is shown in Table 95.

Code	Bank	Memory location during operation	Mode
CONF	0	internal register	iC-MU150 configuration data
EDS	1	E2P: 0x040-0x07F	<u>E</u> lectronic- <u>D</u> ata <u>S</u> heet
	4	E2P: 0x100-0x13F	
USER	5	E2P: 0x140-0x17F	OEM data, free user area
	 31	 E2P: 0x7C0-0x7FF	

Table 95: Address translation Addr Ser: 0x00-0x3F

After startup the BANKSEL register is set to 0.

CONF:	CONF: Bank 0, Addresses 0x00-0x3F							
Addr. SER	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
0x00	GC_N	M(1:0)	I:0) GF_M(5:0)					
0x01			GX_M(6:0)					
0x02			VOSS_M(6:0)					
0x03			VOSC_M(6:0)					
0x04	PHR_M		PH_M(6:0)					
0x05	ENAC		CIBM(3:0)					
0x06	GC_N	(1:0) GF_N(5:0)						
0x07			GX_N(6:0)					



Rev C1, Page 51/66

CONF:	NF: Bank 0, Addresses 0x00-0x3F								
Addr. SER	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0x08			VOSS_N(6:0)						
0x09			VOSC_N(6:0)						
0x0A	PHR_N		PH_N(6:0)						
0x0B			MODEB(2:0))	NTOA		MODEA(2:0)	1	
0x0C				CFGE	W(7:0)				
0x0D	ACC_STAT	NCHK_CRC	HK_CRC NCHK_NON ACRM_RES				EMTD(2:0)		
0x0E	ESSI_N	. ,	ROT_MT	LIN			FILT(2:0)		
0x0F		SPO_N	. ,			MPC	· /		
0x10	GET_MT	CHK_MT	_	ИТ(1:0)			MT(3:0)		
0x11	0	UT_ZERO(2:			0	UT_MSB(4:0	,		
0x12	GSSI	RSSI	MODE_	_ST(1:0)		OUT_L	SB(3:0)		
0x13					BZ(7:0)				
0x14					BZ(15:8)				
0x15	ROT_ALL			B(1:0)	ENIF_AUTO		FRQAB(2:0)		
0x16	LENZ	. ,	CHYS_	AB(1:0)	PP60UVW	INV_A	INV_B	INV_Z	
0x17	RPL	(1:0)			PPUV	N(5:0)			
0x18				TES	Γ(7:0)				
0x19				RESE	RVED				
0x1D									
0x1E		OFF_A	BZ(3:0)			RESERVED		ROT_POS	
0x1F				OFF_A	BZ(11:4)				
0x20				OFF_PO	S*(19:12)				
0x21				OFF_PO	S*(27:20)				
0x22				OFF_PO	S*(35:28)				
0x23		OFF_CC	DM**(3:0)			RESE	RVED		
0x24				_	M**(11:4)				
0x25				PA0_CC	DNF(7:0)				
0x26				RESE	RVED				
0x2A				·					
0x2B		RESERVED		ACGAIN	N_M(1:0)	A	FGAIN_M(2:	0)	
0x2C									
	RESERVED								
0x2E									
0x2F	RESERVED ACGAIN_N(1:0) AFGAIN_N(2:0)					כ)			
0x30									
 0x3F				RESE	RVED				
Note:	* OFF ABZ	value ameno	ded to include	e nonius/muli	titurn informat	ion			
	* OFF_ABZ value amended to include nonius/multiturn information ** OFF_UVW value amended to include nonius information								

Table 96: Register mapping bank 0, addresses 0x00-0x3F (access via serial interface)

OFF_POS* are the offset values (OFF_ABZ) automatically changed by the period information of the initial nonius calculation and if configured by the external multiturn data. OFF_POS can thus be seen as a start value for the internally counted ST period and MT data.



Rev C1, Page 52/66

Static pa	art: Addres	ses 0x40-0	кВF							
Addr. SER	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0		
0x40					E	ANKSEL(4:	0)			
0x41		EDSBANK(7:0)								
0x42		PROFILE_ID(7:0)								
0x43		PROFILE_ID(15:8)								
0x44					AL(7:0)					
0x45					AL(15:8)					
0x46					L(23:16)					
0x47				SERIA	L(31:24)					
0x48				OFF_A	BZ(19:12)					
0x49				OFF_A	BZ(27:20)					
0x4A				OFF_A	BZ(35:28)					
0x4B		OFF_U	JVW(3:0)			RESE	ERVED			
0x4C				OFF_U	VW(11:4)					
0x4D		PRES	POS(3:0)			RESE	ERVED			
0x4E				PRES_I	POS(11:4)					
0x4F				PRES_P	OS(19:12)					
0x50				PRES_P	OS(27:20)					
0x51				PRES_P	OS(35:28)					
0x52		SPO	_0(3:0)			SPO_B	ASE(3:0)			
0x53		SPO	_2(3:0)		SPO_1(3:0)					
0x54		SPO	_4(3:0)		SPO_3(3:0)					
0x55		SPO	_6(3:0)		SPO_5(3:0)					
0x56		SPO	_8(3:0)		SPO_7(3:0)					
0x57		SPO_	_10(3:0)			SPO_9(3:0)				
0x58		SPO	_12(3:0)		SPO_11(3:0)					
0x59		SPO	_14(3:0)		SPO_13(3:0)					
0x5A	RPL_RESET(7:0)									
0x5B	I2C_DEV_START(7:0)									
0x5C	I2C_RAM_START(7:0)									
0x5D				I2C_RAM	1_END(7:0)					
0x5E				I2C_DE	EVID(7:0)					
0x5F				I2C_RE	TRY(7:0)					
0x60										
			USI	ER_EXCHAN	IGE_REGIST	ERS				
0x6F										
0x70										
0x71	RESERVED									
0x72										
0x73		EVENT_COUNT(7:0)								
0x74					REV(7:0)					
0x75					MU(7:0)					
0x76					JS0(7:0)					
0x77					JS1(7:0)					
0x78					ID(7:0)					
0x79				DEV_	ID(15:8)					



Rev C1, Page 53/66

Static pa	tatic part: Addresses 0x40-0xBF							
Addr. SER	Bit 7	Bit 7 Bit 6 Bit 5 Bit 4 Bit 3 Bit 2 Bit 1 Bit 0						Bit 0
0x7A				DEV_IC	0(23:16)			
0x7B				DEV_IC	0(31:24)			
0x7C				DEV_IC	0(39:32)			
0x7D				DEV_ID	0(47:40)			
0x7E				MFG_	ID(7:0)			
0x7F	MFG_ID(15:8)							
0x80*	CRC16(7:0)							
0x81*	CRC16(15:8)							
0x82*				CRC	8(7:0)			
0x83*								
	RESERVED							
0xBF*	IXBF*							
*) Acces	s on addres	s space SER	> 0x7F only	via SPI interf	ace possible			

Table 97: Register mapping bank 0-31, addresses 0x40-0xBF (access via serial interface)

The current iC-MU150 hardware version can be read out through HARD_REV.

HARD_REV	(7:0) Addr. SER: 0x74; bit 7:0
Code	Chip version
0x10	iC-MU150 0
0x11	iC-MU150 1

Table 98: HARD_REV



Rev C1, Page 54/66

Address sections/Register protection level

Register access can be restricted via RPL (see Table 99). RPL = 0x2/0x3 selects a shipping mode with limited access which can be set back to RPL = 0x0. To set back RPL the content of Bank: 0, Addr. SER: 0x17 has to be written to RPL_RESET.

RPL(1:0)	Addr. 0x17; bit 7:	6
Code	Mode	Access restriction
0x0	Configuration mode, no restrictions	RP0
0x1	Shipping mode, without command I2C_COM, reset is not possible	RP1
0x2	Shipping mode, with command I2C_COM, reset to RP0 possible	RP1
0x3	Shipping mode, without command I2C_COM, reset to RP0 possible	RP1

Table 99: Register access control

RPL_RESET(7:0) Addr. SER:0x5A; bit 7:0
Code	Description
0x00	
	Set back value for RPL
0xFF	

Table 100: Set back value for RPL

Sections CONF, EDS and USER are protected at different levels in shipping mode for read and write access (see Figure 51).

RPL(1:0)	Addr. 0x17; bit 7:6		
	Section		
RPL*	CONF	EDS	USER
RP0	r/w	r/w	r/w
RP1	n/a	r	r/w
Note	*) RPL: Registe	r Protection Leve	;
	n/a: iC-MU150 denies access to those register addresses		
	r: Registers are readable		
	w: Registers are writeable		

Table 101: Register Read/Write Protection Levels

	CONF	EDS		USE	R	
ADR. SER 0x00	bank 0	. · bank 1-4		bank	5-31	
0x3F	n/a				<u>г/</u>	×
0x40		BANKSEL		r/w		selects
0x41		EDSBANK profile ID				
0x47	S	erial number		r		
0x48		OFF_x		n/a		
0x4C 0x4D		PRES_x		r/w		
0x51 0x52	SPO_x					
0x59 0x5A	SPEC	SPECIAL REGISTERS		n/a		
0x6F 0x70		RESERVED		r/w		
0x72 0x73	r			n/a		
		EVENT_CNT				
0x74 0x75		HARD_REV		r		
0x77	C	MD/STATUS		r/w		
0x78 0x7F		BiSS ID		r		
0x80		RESERVED			n/a	:not availab

Figure 50: Principle of bank-wise memory addressing and access restrictions with register protection level RP1



Rev C1, Page 55/66

Overview Register access: memory mapping, Register protection levels




Figure 51: Register access with memory mapping



Rev C1, Page 56/66

STATUS REGISTER AND ERROR MONITORING

Status register

Various Status-information can be read out via status bytes STATUS0 and STATUS1.

STAT	US0(7:0)	Addr. SER: 0x76; bit 7:0	R
Bit	Name	Description of status message	
4	STUP	Startup iC-MU150	
3	AN_MAX	Signal error [*] : clipping (nonius track)	
2	AN_MIN	Signal error [*] : poor level (nonius track)	
1	AM_MAX	Signal error [*] : clipping (master track)	
0	AM_MIN	Signal error [*] : poor level (master track)	
	Notes	Error indication logic: 1 = true, 0 = false, * for signal thresholds see elec. char. no. 4 and 509	508

Table 102: Status register 0

Status bit **STUP** indicates that one or multiple of the following conditions apply during the startup routine:

- An I2C communication or CRC error occured (ABZ/UVW engine is stopped, reset with ABS_RESET)
- The amplitude of the master track is too low and ACRM_RES = 1 (ABZ/UVW engine is stopped, reset when the master track amplitude is sufficient again)
- The multiturn interface is active and communication fails or the SSI error bit is active

STAT	'US1(7:0)	Addr. SER: 0x77; bit 7:0 R	
Bit	Name	Description of status message	
7	CRC_ERR	Invalid check sum internal RAM	
6	EPR_ERR	I2C communication error: - No EEPROM - I2C communication error	
5	MT_ERR	Multiturn communication error: - MTD line not 1 when trying to read MT data - MTD line is not 0 right after the last clock pulse - SSI error bit active on MT interface [*]	
4	MT_CTR	Multiturn data consistency error: counted multiturn ↔ external MT data	
3	NON_CTR	Period counter consistency error: counted period ↔ calculated Nonius position	1
2	FRQ_ABZ	Excessive signal frequency for ABZ-converter	-
1	FRQ_CNV	Excessive signal frequency for internal 12-bit converter	(
0	CMD_EXE	Command execution in progress	
	Notes	Error indication logic: 1 = true, 0 = false * ESSI_MT = 0x1 or 0x3	

Table 103: Status register 1

ACC_STAT configures, if the status registers show the actual or the accumulated status information.

If the accumulated status is configured, the status bits are maintained until the status register is read out or the command ABS_RESET or SOFT_RESET are executed. This is valid except for EPR_ERR, STUP and CMD_EXE. These bits are set in the status register independent of the ACC_STAT configuration while the status information is active. The status register can be accessed independently of the internal operating state.

ACC_STAT	Addr. 0x0D; bit 7
Code	Description
0	Output of actual status information
1	Output of accumulated status information

Table 104: Output configuration of status register

Note:

A read access to the reserved addresses SER: 0x3D and 0x3E also clears the accumulated status information STATUS0 and STATUS1 if ACC_STAT is set to 1.

Error and warning bit configuration

The output and the polarity of the error and warning bit within the different serial protocols (MODEA Table 34) can be found in Table 105. Messages are allocated to the error and warning bit by parameter CFGEW according to Table 106.

MODEA(2:0) Addr	. 0x0B; bit 2	:0	
Function	Error		Warning	
	low active	high active	low active	high active
SPI	-	-	-	-
BiSS	х	-	x	-
SSI	-	-	-	-
SSI+ERRL	х	-	-	-
SSI+ERRH	-	x	-	-
ExtSSI	x	-	x	-

Table 105: MODEA: error/warning-bit within serial protocols



Rev C1, Page 57/66

CFGEW(7:0) Addr. 0x0C; bit 7:0
Bit	Visibility for error bit
7	MT_ERR/MT_CTR
6	NON_CTR
5	Ax_MAX and Ax_MIN
4	EPR_ERR
3	CRC_ERR
2	CMD_EXE
Bit	Visibility for warning bit
1	FRQ_CNV/FRQ_ABZ
0	Ax_MAX and Ax_MIN
Notes	x = M, N
	Encoding: 0 = message enabled, 1 = message disabled

Table 106: Error and warning bit configuration

If an error pin is configured using parameter MODEB (Table 35), an internal error (see status register, ACC_STAT configuration and error bit configuration with CFGEW) is reported by pulling the NER pin (PB3) against VND. In that case pin PB3 is an open-collector output. With devices featuring open-drain alarm outputs a wired-or bus logic can be installed. The minimum message time for I/O pin NER can be set by EMTD.

EMTD(2:0)	Addr. 0x0D; bit 2:0		
Code	min. disp. time	Code	min. disp. time
0x0	0 ms	0x4	50 ms
0x1	12.5 ms	0x5	62.5 ms
0x2	25 ms	0x6	75 ms
0x3	37.5 ms	0x7	87.5 ms

Table 107: Minimum error display time



COMMAND REGISTER

An implemented command is executed depending on the written data value.

CMD_MU(7:0)	Addr. SER:	0x75; bit 7:0 W
Code	Command	Explanation
0x00	reserved	no function
0x01	WRITE_ALL	Write internal configuration and Offset values to EEPROM
0x02	WRITE_OFF	Write internal Offset values to EEPROM
0x03	ABS_RESET	Reset of Absolute value (including ABZ-part), takes typ. 10 ms
0x04	NON_VER	Verification of actual position by doing a nonius calculation
0x05	MT_RESET	New read in and synchronization of multiturn value
0x06	MT_VER	Read in of multiturn and verification of counted multiturn value
0x07	SOFT_RESET	startup with read in of EEPROM
0x08	SOFT_PRES	Set output to preset
0x09	SOFT_E2P_PRES	Set output to preset and save offset values to EEPROM
0x0A	I2C_COM	start I2C communication
0x0B	EVENT_COUNT	increment event counter by 1
0x0C	SWITCH	Writes all configurations parameters without offsets to EEPROM. MODEA/RPL will be exchanged with MODEA_NEW/RPL_NEW during write operation
0x0D	CRC_VER	Verification of CRC16 and CRC8
0x0E	CRC_CALC	Recalculate internal CRC16 and CRC8 values
0x0F	SET_MTC	Set MTC-Pin *)
0x10	RES_MTC	Reset MTC-Pin *)
0x11	reserved	no function
0x12	MODEA_SPI	set serial interface to SPI (MODEA = 0x0)
0x13	ROT_POS	invert code direction for Incremental Output Signals and Serial Interface
0x14	ROT_POS_E2P	invert code direction for Incremental Output Signals and Serial Interface and save this configuration to EEPROM
0x15 0xFF	reserved	no function
Note:	*) MODE_MT=0x00	

WRITE_ALL stores the internal configuration and offset/preset values to the EEPROM. CRC16 and CRC8 are automatically updated.

WRITE_OFF only stores the offset/preset data area to the EEPROM. CRC8 is automatically updated.

Command **ABS_RESET** initiates a redefinition of the absolute value. A new nonius calculation is started. If a multiturn is configured, this is read in and synchronized. Offset values OFF_ABZ/OFF_UVW are amended to include the ST period and MT information and are stored as OFF_POS and OFF_COM. The ABZ/UVW converter is restarted.

Command **NON_VER** initiates a nonius calculation and the computed value is compared to the current counted period. If there is a discrepancy, error bit NON_CTR is set in status register STATUS1. With command **MT_RESET** an external multiturn is read in anew and synchronized. Offset values OFF_ABZ and OFF_UVW are changed to include the newly read-in multiturn data and stored as OFF_POS and OFF_COM.

Attention:

The ABZ/UVW converter is not restarted automatically with the command **MT_RESET**. If part of the multiturn data is used for the singleturn information, ABS_RESET has to be executed additionally.

With command **MT_VER** an external multiturn is read in and the counted multiturn value is verified. If there is a discrepancy, error bit MT_CTR is set in status register STATUS1.

With command **SOFT_RESET** internal finite state machines and counters are reset. The EEPROM is read



Rev C1, Page 59/66

in anew. A redefinition of the absolute value is initiated (see **ABS_RESET**)

Command **SOFT_PRES** initiates a preset sequence (cf. page 62) with preset values PRES_POS. The internal offset values OFF_ABZ are changed to set the output value to the value given by PRES_POS. The internal CRC8 is automatically updated.

Command **SOFT_E2P_PRES** initiates a preset sequence (cf. page 62) with preset values PRES_POS. The altered offset values OFF_ABZ are stored in the EEPROM. CRC8 is automatically updated.

Command **I2C_COM** initiates communication with a I2C device (RPL=0x00 and 0x02). Prior to this the following parameters must be configured:

- I2C_DEVID
- I2C_RAM_START
- I2C_RAM_END
- I2C_DEV_START

The device ID is written to I2C_DEVID (see Table 109). If an error occurs while communicating with an external I2C device up to 3 new communication attempts are started by iC-MU150.

I2C_RAM_START defines the start address in the internal RAM which in case of a

- write access: marks the begin of the data area that holds the data to be written
- read access: marks the begin of the data area where the data read from the I2C device is written to

According to this I2C_RAM_END defines the end address of the data area in the internal RAM. The number of bytes NUM_BYTES to be read/written are determined by the difference between I2C_RAM_END and I2C_RAM_START.

I2C_DEV_START defines the start address of the I2C device from which NUM_BYTES bytes should be read-/written.

The USER_EXCHANGE_REGISTERS (see Table 97) can be used for the data-exchange with the I2C device.

I2C_DEVID	I2C_DEVID(7:0) Addr. SER:0x5E; bit 7:0			
Code	Meaning			
0xA0	write EEPROM			
0xA1	read EEPROM			
0xC0	write to iC-PVL (status/commands)			
0xC1	read from iC-PVL (status/commands)			
Note:	I2C_DEVID needs to include the I2C read/write bit.			

Table 109: Examples of I2C Device IDs

I2C_RAM_ST	ART Addr. SER: 0x5C; bit 7:0
Code	Description
0x00	
	I2C-RAM start address
0xFF	

Table 110: I2C-RAM start address

I2C_RAM_E	ND Addr. SER: 0x5D; bit 7:0		
Code	Description		
0x00			
	I2C-RAM end address		
0xFF			

Table 111: I2C-RAM end address

I2C_DEV_START	Addr. SER: 0x5B; bit 7:0		
Code	Description		
0x00			
	I2C device start address		
0xFF			

Table 112: I2C device start address

With command **EVENT_COUNT** the value of register EVENT_COUNT is incremented by 1.

EVENT_COUNT(7:	o) Addr. SER:0x73; bit 7:0	
Code	Description	
0x0		
	Event counter	
0xFF		

Table 113: Event counter

The command **SWITCH** makes it possible to write configurations of MODEA and RPL into the EEP-ROM which inhibit further register communications (e.g. MODEA=ABZ).

Note: RPL must be set to 0x0 before starting the command.

MODEA_NEW and RPL_NEW are used to set the target configuration of MODEA and RPL (e.g. ABZ, no RPL). On executing the command SWITCH MODEA



Rev C1, Page 60/66

and RPL are set to the target values and the configuration without the offsets is written to the EEPROM. Finally MODEA and RPL are set back to the original values. This makes it possible to control the success of the EEPROM write process by reading STATUS1 (EPR_ERR should not be set).

Note: CRC_ERR is set after command execution if there is the cyclic CRC check configured by NCHK_CRC=0 and the target values of MODEA and RPL differ from the originals values.

iC-MU150 starts with the interface and register protection level configured with MODEA_NEW and RPL_NEW after the next startup or after the execution of command SOFT_RESET.




Figure 52: Event sequence of command SWITCH

Note: The SWITCH command should always be executed as the last command after all other configurations have been finished and stored to the EEP-ROM. Otherwise the values set by RPL_NEW and MODEA_NEW will be overwritten again by the actual RPL and MODEA values, defeating the purpose of the SWITCH command.

MODEA	NEW	Addr. SE	ER: 0x60; k	oit 2:0	
Code	PA0	PA1	PA2	PA3	Function
0x0	NCS	SCLK	MOSI	MISO	SPI _{TRI}
0x1	NCS	SCLK	MOSI	MISO	SPI
0x2	NPRES	MA	SLI	SLO	BiSS
0x3	NPRES	A	В	Z	ABZ
0x4	NPRES	MA	SLI	SLO	SSI
0x5	NPRES	MA	SLI	SLO	SSI+ERRL
0x6	NPRES	MA	SLI	SLO	SSI+ERRH
0x7	NPRES	MA	SLI	SLO	ExtSSI

Table 114: Target value of MODEA for the command SWITCH

RPL_NEW	Addr. SER: 0x60; bit 7:6		
Code	Registerpro- tection	Command I2C_COM	Reset to RP0 possible
0x0	RP0	x	x
0x1	RP1	-	-
0x2	RP1	x	x
0x3	RP1	-	x

Table 115: Target value for RPL for the command SWITCH

Command **CRC_VER** starts a verification of CRC16 and CRC8. In case of an crc error, the CRC_ERR status bit is set.

Command **CRC_CALC** starts a recalculation of CRC16 and CRC8. CRC16 and CRC8 are saved internally in iC-MU150 and are used for later CRC verifications.

The command **SET_MTC** sets pin MTC to logic level 1. **RES_MTC** resets pin MTC to logic level 0. iC-MU150 saves the actual logic level of pin MTD to MTD_STATUS before it sets or resets pin MTC. To use these commands MODE_MT has to be set to 0x0, i.e. no external multiturn is configured.

MTD_STAT	US Addr. SER: 0x60; bit 0	
Code	Description	
0	MTD Pin was 0, before setting/resetting MTC	
1	MTD Pin was 1, before setting/resetting MTC	

Table 116: Status of pin MTD before command execution SET_MTC and RES_MTC

MODEA_SPI forces the serial interface to use the SPI protocol by setting MODEA = 0x0 (see P.28).

ROT_POS inverts the code direction of the serial interface in MODE_ST = 0x0 and 0x1 and the incremental output ABZ, Step/Direction and CW/CCW by setting/resetting bit ROT_POS (see P.30).



Rev C1, Page 61/66

ROT_POS_E2P inverts the code direction of the serial interface in MODE_ST = 0x0 and 0x1 and the incremental output ABZ, Step/Direction and CW/CCW by setting/resetting bit ROT_POS (see P.30). ROT_POS is stored in the EEPROM and CRC8 is automatically updated.

Configurable NPRES Pin

A configurable NPRES pin can be used at pin PA0 if MODEA is set to 0x2-0x7. This pin can be used to execute a command configured by PA0_CONF on a falling edge of NPRES.

PA0_CONF	(7:0) Addr. 0x30; bit 7:0	
PA0_CONF	(7:0) Addr. SER: 0x25; bit 7:0 Ba	ank 0
Code	Command	
0x00	no function	
0x01	WRITE_ALL	
0x02	WRITE_OFF	
0x03	ABS_RESET	
0x04	NON_VER	
0x05	MT_RESET	
0x06	MT_VER	
0x07	SOFT_RESET	
0x08	SOFT_PRES	
0x09	SOFT_E2P_PRES	
0x0A	I2C_COM	
0x0B	EVENT_COUNT	
0x0C	SWITCH	
0x0D	CRC_VER	
0x0E	CRC_CALC	
0x0F	SET_MTC	
0x10	RES_MTC	
0x11	no function	
0x12	MODEA_SPI	
0x13	ROT_POS	
0x14	ROT_POS_E2P	
0xFF	no function	

Table 117: Command to be executed on falling edge of NPRES




Figure 53: External circuitry for NPRES functionality



Rev C1, Page 62/66

POSITION OFFSET VALUES AND PRESET FUNCTION




Figure 54: Position of the parameters OFF_ABZ and PRES_POS with respect to configured multiturn (MODE_MT), periods (MPC) and converter resolution

OFF_ABZ holds the position offset values stored in the EEPROM. After startup or the commands SOFT_RESET and ABS_RESET the OFF_ABZ values are amended to include the nonius data and the multiturn data (in case an external multiturn is configured) and stored as OFF_POS in the internal RAM. Value OFF_POS is subtracted with each conversion from the internally synchronized result. OFF_ABZ is not affected by the RESABZ parameter.

OFF ABZ(3	:0)	Addr. 0x23; bit 7:4	
OFF_ABZ(1	1:4)	Addr. 0x24; bit 7:0	
OFF_ABZ(1	9:12)	Addr. 0x25; bit 7:0	
OFF_ABZ(2	7:20)	Addr. 0x26; bit 7:0	
OFF_ABZ(3	5:28)	Addr. 0x27; bit 7:0	
OFF_ABZ(3	:0)	Addr. SER:0x1E; bit 7:4	Bank0
OFF_ABZ(1	1:4)	Addr. SER:0x1F; bit 7:0	Bank0
OFF_ABZ(1	9:12)	Addr. SER:0x48; bit 7:0	
OFF_ABZ(27:20)		Addr. SER:0x49; bit 7:0	
OFF_ABZ(3	5:28)	Addr. SER:0x4A; bit 7:0	
Code	Description		
0x00000000			
	Offset position relative to absolute position		
0xFFFFFFFFF			

Table 118: Output offset position, relative to absolute position

OFF_POS(1	9:12)	Addr. SER:0x20; bit 7:0	Bank0, R
OFF_POS(2	27:20)	Addr. SER:0x21; bit 7:0	Bank0, R
OFF_POS(3	85:28)	Addr. SER:0x22; bit 7:0	Bank0, R
Code	Description		
0x00000000			
	Offset (is automatically computed)		
0xFFFFFFFFF			

Table 119: Output position offset amended by the nonius/MT

Preset function

The preset function corrects the output position value of the ABZ, SPI, or BiSS interface to the setpoint given by PRES_POS. Correction is initiated by writing command **SOFT_PRES** or **SOFT_E2P_PRES** to the command register (see page 58), or, if one of these commands is configured with PA0_CONF as NPRES command at PA0 pin, by a falling edge at PA0. See Table 34 for configuration of NPRES and Table 117 for PA0_CONF.

When the preset function is started, the ABZ converter is stopped. The current position is then determined. The correction factor for output (OFF_POS) is calculated taking PRES_POS into account and stored in the internal RAM. Offset values OFF_ABZ are computed and if the command **SOFT_E2P_PRES** is used written to the external EEPROM. The ABZ converter is then restarted.

PRES POS(3	·••)	Addr. 0x2A: bit 7:4
	,	,
PRES_POS(1	1:4)	Addr. 0x2B; bit 7:0
PRES_POS(1	9:12)	Addr. 0x2C; bit 7:0
PRES_POS(2	7:20)	Addr. 0x2D; bit 7:0
PRES_POS(3	5:28)	Addr. 0x2E; bit 7:0
PRES_POS(3:0)		Addr. SER:0x4D; bit 7:4
PRES_POS(1	1:4)	Addr. SER:0x4E; bit 7:0
PRES_POS(19:12)		Addr. SER:0x4F; bit 7:0
PRES_POS(2	7:20)	Addr. SER:0x50; bit 7:0
PRES_POS(3	5:28)	Addr. SER:0x51; bit 7:0
Code	Description	
0x00000000		
	Prese	t position
0xFFFFFFFF		

Table 120: Output position preset



Rev C1, Page 63/66




Figure 55: Preset sequence using command SOFT_E2P_PRES



DESIGN REVIEW: Notes On Chip Functions

iC-MU150	0	
No.	Function, Parameter/Code	Description and Application Notes
1	$\begin{array}{l} \mbox{3-track Nonius systems with two iC-MU} \\ \mbox{MPC} \geq 0 x7 \end{array}$	The period counter consistency error verification NON_CTR of the multiturn iC-MU (see Figure 43, iC-MU(2)) must be switched off \rightarrow NCHK_NON = 0x1.
2	SPI interface (MODEA = 0x0, 0x1), Read/Write REGISTER(single) with access to EEPROM	SPI command sequence as in Figure 32. The end of a Read/Write REGISTER(single) command to an EEPROM address can be detected by checking the status bit BUSY. Register Status/Data and SPI-STATUS change from 0x02 (Busy) to 0x00. The status bits VALID/FAIL are without functionality. A successful I ² C communication between iC-MU and the EEPROM can be checked via STATUS1 flag EPR_ERR = 0.
3	SSI interface Gray coded MODEA = 0x4; GSSI = 0x1; OUT_ZERO = 0x0	The level of the SSI output pin (signal SLO) can be "1" or "0" during timeout <i>t_{tout}</i> (see Figure 5). Therefore, a SSI timeout may not be detected by a SSI master in any case. To obtain a reliable SSI timeout set parameter OUT_ZERO = 0x1 (includes a zero bit after position data) and send an additional clock pulse.
4	SSI interface Gray coded with error bit MODEA = 0x5 or 0x6; GSSI = 0x1; OUT_ZERO = 0x0	The SSI position data is not converted correctly into Gray code. By setting parameter OUT_ZERO = 0x1 (includes a zero bit after position data) and sending an additional clock pulse and subsequently ignoring the additional ZERO bit, the singleturn data is converted correctly into Gray code.

Table 121: Notes on chip functions regarding iC-MU150 chip release 0

iC-MU15	iC-MU150 1				
No.	Function, Parameter/Code	Description and Application Notes			
1	SPI interface (MODEA = 0x0, 0x1), Read/Write REGISTER(single) with access to EEPROM	SPI command sequence as in Figure 32. The end of a Read/Write REGISTER(single) command to an EEPROM address can be detected by checking the status bit BUSY. Register Status/Data and SPI-STATUS change from 0x02 (Busy) to 0x00. The status bits VALID/FAIL are without functionality. A successful I ² C communication between iC-MU and the EEPROM can be checked via STATUS1 flag EPR_ERR = 0.			
2	SSI interface Gray coded MODEA = 0x4; GSSI = 0x1; OUT_ZERO = 0x0	The level of the SSI output pin (signal SLO) can be "1" or "0" during timeout t_{tout} (see Figure 5). Therefore, a SSI timeout may not be detected by a SSI master in any case. To obtain a reliable SSI timeout set parameter OUT_ZERO = 0x1 (includes a zero bit after position data) and send an additional clock pulse.			
3	SSI interface Gray coded with error bit MODEA = 0x5 or 0x6; GSSI = 0x1; OUT_ZERO = 0x0	The SSI position data is not converted correctly into Gray code. By setting parameter OUT_ZERO = 0x1 (includes a zero bit after position data) and sending an additional clock pulse and subsequently ignoring the additional ZERO bit, the singleturn data is converted correctly into Gray code.			

Table 122: Notes on chip functions regarding iC-MU150 chip release 1



Rev C1, Page 65/66

REVISION HISTORY

Rel.	Rel. Date ³	Chapter	Modification	Page
A1	2015-12-15		Initial Release	

Rel.	Rel. Date ³	Chapter	Modification	Page
A2	2016-12-21		Please refer to former datasheet release B1	

Rel.	Rel. Date ³	Chapter	Modification	Page
B1	2017-09-18	ELECTRICAL CHARACTERISTICS	Item 407: max. value changed from 30MHz to 32MHz	9
		REGISTER ASSIGNMENTS (EEPROM)	Table 11 revised	19
		ANALOG SIGNAL CONDITIONING FLOW: x = M,N	Added note box with hyperlink to app note AN3	22
		CONFIGURABLE I/O INTERFACE	Formula to calculate data length corrected	29
		STATUS REGISTER AND ERROR MONITORING	Table 102: enhanced notes	56

Rel.	Rel. Date ³	Chapter	Modification	Page
C1	2018-10-16		Added package QFN48-7x7	5, 7, 8, 66
		PACKAGING INFORMATION	Updated package dimension DFN16-5x5 drawing	6
		OPERATING CONDITIONS: I/O In- terface	Item I108 and I112: added formula for min./max. value when NTOA = 0, adaptive timeout active Item I109: min. value changed from 100 ns to 200 ns when NTOA = 0, adaptive timeout active, max. value removed Item I110 and I111: min. value changed from 50 ns to 100 ns when NTOA = 0, adaptive timeout active Item I110 and I111: min. value changed from 50 ns to 100 ns when NTOA = 0, adaptive timeout active Item I113: max. value removed	12
		ANALOG SIGNAL CONDITIONING FLOW: x = M,N	Added note: in test mode TEST = 0x1F the I2C communication is disabled	22
		EEPROM AND I2C INTERFACE	Chapter renamed: original name was 'I2C INTERFACE AND STARTUP BEHAVIOR' Description enhanced, added Table 26 and 27 Part 'STARTUP BEHAVIOR' was removed into a new chapter	24
		STARTUP BEHAVIOR	New chapter, the content has been taken from the original chapter 'I2C INTERFACE AND STARTUP BEHAVIOR' without modification	26
		INCREMENTAL OUTPUT ABZ, STEP/DIRECTION AND CW/CCW	Enhanced description re. linear application and min. increment	46
		STATUS REGISTER AND ERROR MONITORING	Description of status flag STUP enhanced Table 103 description of status flag MT_ERR enhanced	56
		COMMAND REGISTER	Description of command SWITCH enhanced	59

iC-Haus expressly reserves the right to change its products and/or specifications. An Infoletter gives details as to any amendments and additions made to the relevant current specifications on our internet website www.ichaus.com/infoletter and is automatically generated and shall be sent to registered users by email. Copying – even as an excerpt – is only permitted with iC-Haus' approval in writing and precise reference to source.

The data specified is intended solely for the purpose of product description and shall represent the usual quality of the product. In case the specifications contain obvious mistakes e.g. in writing or calculation, iC-Haus reserves the right to correct the specification and no liability arises insofar that the specification was from a third party view obviously not reliable. There shall be no claims based on defects as to quality in cases of insignificant deviations from the specifications or in case of only minor impairment of usability.

No representations or warranties, either expressed or implied, of merchantability, fitness for a particular purpose or of any other nature are made hereunder with respect to information/specification or the products to which information refers and no guarantee with respect to compliance to the intended use is given. In particular, this also applies to the stated possible applications or areas of applications of the product.

iC-Haus products are not designed for and must not be used in connection with any applications where the failure of such products would reasonably be expected to result in significant personal injury or death (*Safety-Critical Applications*) without iC-Haus' specific written consent. Safety-Critical Applications include, without limitation, life support devices and systems. iC-Haus products are not designed nor intended for use in military or aerospace applications or environments or in automotive applications unless specifically designated for such use by iC-Haus.

iC-Haus conveys no patent, copyright, mask work right or other trade mark right to this product. iC-Haus assumes no liability for any patent and/or other trade mark rights of a third party resulting from processing or handling of the product and/or any other use of the product.

Software and its documentation is provided by iC-Haus GmbH or contributors "AS IS" and is subject to the ZVEI General Conditions for the Supply of Products and Services with iC-Haus amendments and the ZVEI Software clause with iC-Haus amendments (www.ichaus.com/EULA).



Rev C1, Page 66/66

ORDERING INFORMATION

Туре	Package	Options	Order Designation
iC-MU150	16-pin DFN 5 x 5 mm 48-pin QFN 7 x 7 mm	Pin compatible with iC-MU Pin compatible with iC-MU and iC-MU200	iC-MU150 DFN16-5x5 iC-MU150 QFN48-7x7

Please send your purchase orders to our order handling team:

Fax: +49 (0) 61 35 - 92 92 - 692 E-Mail: dispo@ichaus.com

For technical support, information about prices and terms of delivery please contact:

iC-Haus GmbH		
Am Kuemmerling 18		
D-55294 Bodenheim		
GERMANY		

Tel.: +49 (0) 61 35 - 92 92 - 0 Fax: +49 (0) 61 35 - 92 92 - 192 Web: http://www.ichaus.com E-Mail: sales@ichaus.com

Appointed local distributors: http://www.ichaus.com/sales_partners